



MICROCIRCUIT DATA SHEET

MNLM111-X REV 0A0

Original Creation Date: 06/28/95
Last Update Date: 11/12/98
Last Major Revision Date: 08/14/98

VOLTAGE COMPARATOR

General Description

The LM111 is a voltage comparator that has input currents nearly a thousand times lower than devices such as the LM106 or LM710. It is also designed to operate over a wider range of supply voltages; from standard $\pm 15V$ op amp supplies down to the single 5V supply used for IC logic. The output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, it can drive lamp or relay switching voltages up to 50V at currents as high as 50 mA.

Both the inputs and the output of the LM111 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided, and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs 40 ns) the device is also much less prone to spurious oscillations. The LM111 has the same pin configuration as LM106 and LM710.

Industry Part Number

LM111

Prime Die

LM111

NS Part Numbers

LM111E/883
LM111H/883
LM111J-8/883
LM111J/883
LM111W/883
LM111WG/883

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Operates from single 5V supply
- Input current: 150 nA max. over temperature
- Offset current: 20 nA max. over temperature
- Differential input voltage range: $\pm 30V$
- Power consumption: 135 mW at $\pm 15V$

(Absolute Maximum Ratings)

(Note 1)

Total Supply Voltage	36V	
Output to Negative Supply Voltage	50V	
Ground to Negative Supply Voltage	30V	
Differential Input Voltage	± 30V	
Input Voltage (Note 3)	± 15V	
Power Dissipation (Note 2)	500mW	
Output Short Circuit Duration	10 Sec	
Operating Temperature Range	-55 C to +125 C	
Thermal Resistance ThetaJA		
Metal Can Pkg	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	162 C/W 92 C/W
CERDIP (8-LEAD)	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	134 C/W 76 C/W
CERDIP (14-LEAD)	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	97 C/W 65 C/W
CERPACK (10-Lead)	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	231 C/W 153 C/W
LCC (20-Lead)	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	90 C/W 65 C/W
CERAMIC SOIC (10-Lead)	(Still Air @ 0.5W) (500LF/Min Air flow @ 0.5W)	231 C/W 153 C/W
ThetaJC		
Metal Can Pkg		50 C/W
CERDIP (8-Lead)		21 C/W
CERDIP (14-Lead)		20 C/W
CERPACK (10-Lead)		24 C/W
LCC (20-Lead)		21 C/W
CERAMIC SOIC (10-Lead)		24 C/W
Storage Temperature Range	-65 C to 150 C	
Lead Temperature (Soldering, 10 seconds)	260 C	
Voltage at Strobe Pin	V+ -5V	
ESD Rating (Note 4)	300V	

(Absolute Maximum Ratings (Continued))

(Note 1)

Package Weight

(Typical)

Metal Can Pkg	TBD
CERDIP (8-Lead)	TBD
CERDIP (14-Lead)	TBD
CERPACk (10-Lead)	TBD
CERAMIC SOIC	220mg

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), Θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{jmax} - T_A)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.
- Note 3: This rating applies for $\pm 15V$ supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.
- Note 4: Human body model, 1.5K Ohms in series with 100pF.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: V56=0, Rs=0 Ohm, $\pm V_{CC}=\pm 15V$, $V_{CM}=0$, $V_{OUT}=1.4V$ WRT $-V_{CC}$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Iio	Input Offset Current	Vcm=13.5V, Rs=50K Ohms			-10	10	nA	1
					-20	20	nA	2, 3
		Vcm=13.5V, V85=V86=0V, Rs=50K Ohms			-30	30	nA	1
		Vcm=-14.5V, Rs=50K Ohms			-10	10	nA	1
					-20	20	nA	2, 3
		Vcm=-14.5V, V85=V86=0V, Rs=50K Ohms			-30	30	nA	1
Iib	Input Bias Current	Rs=50K Ohms			-10	10	nA	1
					-20	20	nA	2, 3
		Vcm=13.5V, Rs=50K Ohms			100	nA	1	
					150	nA	2, 3	
		Vcm = -14.5V, Rs=50K Ohms			100	nA	1	
Ilout	Output Leakage Current	Rs=50K Ohms			150	nA	2, 3	
		Vcc= $\pm 18V$, Vout=35V WRT $-V_{CC}$, I5+I6=5mA			100	nA	1	
Ilg	Ground Leakage Current				500	nA	2, 3	
		Vcc= $\pm 18V$, Vout=50V WRT $-V_{CC}$, I5+I6=5mA			25	nA	1	
Vsat	Saturation Voltage				500	nA	2	
		Vin= -5mV, I7=50mA			1.5	V	1, 2, 3	
Icc-	Negative Supply Current	Vin= -6mV, I7=8mA			0.4	V	1, 2, 3	
					5	mA	1, 2	
Icc+	Positive Supply Current				15	mA	3	
					6	mA	1, 2	
Il1	Input Leakage Current				15	mA	3	
		Vcc= $\pm 18V$, V28=1V, V38=30V, Vout=50V WRT $-V_{CC}$, I5+I6=5mA			10	nA	1	
Il2	Input Leakage Current				30	nA	2	
		Vcc= $\pm 18V$, V38=1V, V28=30V, Vout=50V WRT $-V_{CC}$, I5+I6=5mA			10	nA	1	
					30	nA	2	

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: V₅₆=0, R_s=0 Ohm, ±V_{cc}=±15V, V_{cm}=0, V_{out}=1.4V WRT -V_{cc}

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V _{o(STB)}	Collector Output Voltage (ST)		1		14		V	1
		I _{STB} = 3mA	1		14		V	1
V _{io}	Input Offset Voltage	V _{cm} =13.5V			-3	3	mV	1
					-4	4	mV	2, 3
		V _{cm} =13.5V, V ₈₅ =V ₈₆ =0V			-3	3	mV	1
		V _{cm} = -14.5V			-3	3	mV	1
					-4	4	mV	2, 3
		V _{cm} = -14.5V, V ₈₅ =V ₈₆ =0V			-3	3	mV	1
					-3	3	mV	1
					-4	4	mV	2, 3
		V ₈₅ =V ₈₆ =0V			-3	3	mV	1
		V _{out} =0.4V, +V _{cc} =4.5V, -V _{cc} =0V, V _{cm} =3V			-5	5	mV	1
Avs	Large Signal Gain				-6	6	mV	2, 3
					-3	3	mV	1
					-4	4	mV	2, 3
		V _{out} =0.4V, +V _{cc} =4.5V, -V _{cc} =0V, V _{cm} =0.5V			-5	5	mV	1
					-6	6	mV	2, 3
		V _{out} =4.5V, +V _{cc} =4.5V, -V _{cc} =0V, V _{cm} =0.5V			-3	3	mV	1
					-4	4	mV	2, 3
		-12V ≤ V _{out} ≤ 35V, R _l =1K Ohm	2		40		V/mV	4
			2		30		V/mV	5, 6

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 AC: V₅₆=0, R_s=0 Ohm, ±V_{cc}=±15V, V_{cm}=0, V_{out}=1.4V WRT -V_{cc}

tr	Response Time					400	nS	7
----	---------------	--	--	--	--	-----	----	---

Electrical Characteristics

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: V₅₆=0, R_s=0 Ohms, \pm V_{CC} = \pm 15V, V_{CM}=0, V_{OUT}=1.4V WRT -V_{CC}. "Deltas not required on B-Level product.
 Deltas required for S-Level product ONLY as specified on Internal Processing Instructions (IPI)."

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I _{IB}	Input Bias Current	R _s =50K Ohms			-10	10	nA	1
V _{IO}	Input Offset Voltage				-0.5	0.5	mV	1

Note 1: Tested on LTX system.

Note 2: Datalog reading in K = V/mV.

Graphics and Diagrams


GRAPHICS#	DESCRIPTION
05815HRA3	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
06047HRA2	CERDIP (J), 8 LEAD (B/I CKT)
08358HRB2	METAL CAN, (H) TO-99,8 LEAD,.200 DIA P.C.(B/I CKT)
08570HRA1	CERDIP (J), 14 LEAD (B/I CKT)
09569HRC2	CERPACK (W), 10 LEAD (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
H08CRF	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000264A	METAL CAN (H), 8 LEAD (PINOUT)
P000265A	CERDIP (J), 8 LEAD (PINOUT)
P000266A	CERDIP (J), 14 LEAD (PINOUT)
P000267A	CERPACK (W), 10 LEAD (PINOUT)
P000314B	LCC (E), 20 LEAD (PINOUT)
P000373A	CERAMIC SOIC (WG), 10 LEAD (PINOUT)
W10ARG	CERPACK (W), 10 LEAD (P/P DWG)
WG10ARC	CERAMIC SOIC (WG), 10 LEAD (P/P DWG)

See attached graphics following this page.

REVISIONS			
LTR	DESCRIPTION	E.C.N.	DATE
E	REVISE AND REDRAW.	10005	02/10/94 DEG / BY APP'D

REVISED EDITIONS

DESCRIPTION	REDRAW.
LTR	E



NOTES: UNLESS OTHERWISE SPECIFIED.

1. LEAD FINISH TO BE ONE OF THE FOLLOWING:
 - a. .50 MICROINCHES/.12.7 MICROMETERS MINIMUM GOLD PLATING OVER .50-.350 MICROINCHES 1.127-.8-.39 MICROMETERS NICKEL.
 - b. SOLDER DIP
SOLDER THICKNESS PER LATEST REVISION OF MIL-STD-1835.
 2. CORNER PADS MAY HAVE A 45° X .020 IN/0.51MM CHAMFER TO ACCOMPLISH THE .015IN/0.38MM DIMENSION.
 4. REFERENCE JEDEC REGISTRATION MS-004, VARIATION CB, DATED 7/90.

CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MIL/AERO
CONFIGURATION CONTROL

APPROVALS **DATE** **NATIONAL SEMICONDUCTOR CORPORATION**


2900 Semiconductor Drive, Santa Clara, CA 95052-8090

**LEADLESS CHIP CARRIER,
TYPE C.**

20 TERMINAL

NOT SCALE DRAWING

SHEET 1 OF 1



R E V I S I O N S

LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93	TLL


NOTES: UNLESS OTHERWISE SPECIFIED


- LEAD FINISH TO BE 200 MICROINCHES / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.

CONTROLLING DIMENSION: INCH


APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION
DRAWN: <i>J. L. QUANG</i>	09/21/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090
DF TG. CHK.		
ENGR. CHK.		
APPROVAL		

PROJECTION **SCALE** **SIZE** **DRAWING NUMBER** **REV**
N/A B MKT-JO8A I OF







LM111H
8 - PIN METAL CAN
CONNECTION DIAGRAM
TOP VIEW
P000264A




LM111J-8
8 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000265A




LM111J
14 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000266A



LM111W
10 - LEAD CERPACk
CONNECTION DIAGRAM
TOP VIEW
P000267A



LM111E
20 - LEAD LCC
CONNECTION DIAGRAM
TOP VIEW
P000314B



LM111WG
10 - LEAD CERAMIC SOIC
CONNECTION DIAGRAM
TOP VIEW
P000373A

