SN74LVC821 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304A - MARCH 1993 - REVISED JULY 1995

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages
- Inputs Accept Voltages to 5.5 V

OE [24 🛮 V_{CC} 1D **∏**2 23 T 1Q 2D 🛮 3 22 2 2Q 3D **4** 21 3Q 4D ∏5 20 ¶ 4Q 5D Π₆ 19 **∏** 5Q 6D **∏**7 18**∏** 6Q 7D **∏**8 17**∏** 7Q 8D 16 8Q 9D ∏10 15∏ 9Q 10D **∏**11 GND ∏12 13 CLK

DB, DW, OR PW PACKAGE (TOP VIEW)

description

This 10-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC821 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC821 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Х	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS304A - MARCH 1993 - REVISED JULY 1995

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC821 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304A - MARCH 1993 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)	– 50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DB package	0.65 W
DW package	e 1.7 W
PW package	e 0.7 W
Storage temperature range, T _{stg}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology
 Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

VCC Supply voltage Data retention only 1. VIH High-level input voltage VCC = 2.7 V to 3.6 V VIL Low-level input voltage VCC = 2.7 V to 3.6 V VI Input voltage High or low state	2	0.0		
Data retention only 1.		3.6	6 _V	
$\begin{array}{c c} V_{IL} & \text{Low-level input voltage} & V_{CC} = 2.7 \text{ V to } 3.6 \text{ V} \\ \hline V_{I} & \text{Input voltage} & \\ \hline V_{O} & \text{Output voltage} & \\ \hline \\ I_{OH} & \text{High-level output current} & \\ \hline \end{array}$	5		٧	
VI Input voltage VO Output voltage High or low state 3 state VCC = 2.7 V	2		V	
Vo Output voltage High or low state 3 state VCC = 2.7 V		0.8	V	
Vo Output voltage 3 state VCC = 2.7 V	0	5.5	V	
High-level output current VCC = 2.7 V	0	VCC	⊣ ∨ 1	
IOH High-level output current	0	5.5		
VCC = 3 V		-12	mA	
1.00 - 3.		-24		
loi Low-level output current		12	2 mA	
$V_{CC} = 3 \text{ V}$		24	IIIA	
Input transition rise or fall rate		10	ns/V	
T _A Operating free-air temperature -4)	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc} †	MIN TYP‡	MAX	UNIT	
Voн	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V _{CC} −0.2		V	
	Jan 12 mA	2.7 V	2.2			
	IOH = -12 mA	3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			
VOL	I _{OL} = 100 μA	MIN to MAX		0.2		
	I _{OL} = 12 mA	2.7 V		0.4	V	
	I _{OL} = 24 mA	3 V		0.55		
lį	V _I = 5.5 V or GND	3.6 V		±5	μΑ	
loz	$V_O = 5.5 \text{ V or GND}$	3.6 V		±10	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ	
∆lcc	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μΑ	
C _i	$V_I = V_{CC}$ or GND	3.3 V			pF	
Co	$V_O = V_{CC}$ or GND	3.3 V			pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

 $[\]ddagger$ Typical values are measured at VCC = 3.3 V, TA = 25°C.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated