	8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS023C - MARCH 1989 - REVISED APRIL 1994
 BiCMOS Process With CMOS Inputs and TTL Outputs Substantially Reduces Standby Current Input Has 50-Ω Pullup Resister Bus-Structured Pinout Functionally Equivalent to SN74ALS29846 and AMD Am29846 Provides Extra Data Width Necessary For Wider Address/Data Paths or Buses With Parity 	NT PACKAGE (TOP VIEW) OE1 1 24 V _{CC} OE2 2 23 OE3 1D 2 2 21 Q 2 20 1Q 2 20 3Q 4 21 2Q 3D 5 20 3Q 4D 6 19 4Q 5D 7 18 5Q 6D 8 17 6Q
 Parity Power-Up High-Impedance State Buffered Control Inputs to Reduce DC Loading Effects 	$7\overline{D} \begin{bmatrix} 9 & 16 \end{bmatrix} 7Q$ $8\overline{D} \begin{bmatrix} 10 & 15 \end{bmatrix} 8Q$ $\overline{CLR} \begin{bmatrix} 11 & 14 \end{bmatrix} \overline{PRE}$
 Packaged in Standard Plastic 300-mil DIP (NT) 	GND L 12 13 LE

description

The SN74BCT29846 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the SN74BCT29846 are transparent D-type latches. The SN74BCT29846 has inverting data (\overline{D}) inputs. Since clear (\overline{CLR}) and preset (\overline{PRE}) are independent of the clock, taking the \overline{CLR} input low will cause the eight Q outputs to go low. Taking the PRE input low will cause the eight Q outputs to go high. When both PRE and CLR are taken low, the outputs will follow the preset condition.

The buffered output-enable ($\overline{OE1}$, $\overline{OE2}$, and $\overline{OE3}$) inputs can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output enables do not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT29846 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE								
INPUTS							OUTPUT	
PRE	CLR	OE1	OE2	OE3	LE	D	Q	
L	Х	L	L	L	Х	Х	Н	
н	L	L	L	L	Х	Х	L	
Н	Н	L	L	L	Н	L	н	
н	Н	L	L	L	Н	Н	L	
Н	Н	L	L	L	L	Х	Q ₀	
Х	Х	Х	Х	Н	Х	Х	Z	
Х	Х	Х	Н	Х	Х	Х	Z	
Х	Х	Н	Х	Х	Х	Х	Z	

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

SN74BCT29846

SN74BCT29846 8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS


SCBS023C - MARCH 1989 - REVISED APRIL 1994

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN74BCT29846 8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS023C - MARCH 1989 - REVISED APRIL 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage range	\ldots –0.5 V to 7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range	$\dots - 0^{\circ}C$ to $70^{\circ}C$
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ЮН	High-level output current		-24	mA
I _{OL}	Low-level output current		48	mA
TA	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2	V
Vou	V _{CC} = 4.5 V	I _{OH} = -15 mA	2.4	3.2		V
Vон	VCC = 4.5 V	I _{OH} = -24 mA	2			v
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 48 mA		0.35	0.5	V
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20	mA
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-20	mA
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1	mA
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V	-10		-75	μΑ
۱ _{IL}	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$			-0.2	mA
IOS§	V _{CC} = 5.5 V,	$V_{O} = 0$	-75		-275	mA
		Outputs high		3	7	
ICC	$V_{CC} = 5.5 V$	Outputs low		24	35	mA
		Outputs disabled		3	7	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



SN74BCT29846 8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS023C - MARCH 1989 - REVISED APRIL 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT	
	PRE low	7			
tw	Pulse duration CLR low	5		ns	
	LE high	4			
tan Setup time before LE	Satur time before LE	1.5			
	PRE or CLR, inactive state	2		ns	
t_h Hold time, data after LE \downarrow				ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
		(001101)	MIN	TYP	MAX			
^t PLH	D	Any Q	1.5	5.7	8	1.5	9	
^t PHL	D	Any Q	1.5	4.5	7	1.5	8	ns
^t PLH	LE	Any Q	1.5	6	8	1.5	10	ns
^t PHL		Any Q	1.5	6	8	1.5	10	115
^t PLH	PRE	Any Q	1.5	6	11	1.5	12	ns
^t PHL		Any Q	1.5	6	11	1.5	12	115
^t PLH	CLR	Any Q	1.5	6	11	1.5	12	
^t PHL		Any Q	1.5	6	11	1.5	12	ns
^t PZH	ŌĒ	Any O	2	10	13	2	15	
^t PZL		Any Q	2	10	13	2	15	ns
^t PHZ	ŌĒ	4774 0	2	6	8	2	10	
^t PLZ		Any Q	2	6	8	2	10	ns

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated