- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages


description

The SN74CBTS16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging with Schottky diodes on the I/Os to clamp undershoot. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or as a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0–S2) terminals.

The SN74CBTS16212 is characterized for operation from –40°C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE


	INPUTS INPUTS/OUTPUTS		FUNCTION		
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
Н	L	L	z	B2	A2 port = B2 port
Н	L	Н	z	Z	Disconnect
Н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port
Н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5	V to 7 V
Input voltage range, V _I (see Note 1)		0.5	V to 7 V
Continuous channel current			128 mA
Input clamp current, I _{IK} (V _I < 0)			-50 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DGG package		64°C/W
	DGV package		48°C/W
	DL package		56°C/W
Storage temperature range, T _{sto}		-65°C f	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
V _{IL}	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2	V	
١.	I _{IL}	V _{CC} = 5.5 V,	V _I = GND				-1	μА	
11	lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V				150	μΑ	
Icc		V _{CC} = 5.5 V,	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			3	μΑ	
Δlcc§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA	
Ci	Control inputs	V _I = 3 V or 0				2.5		pF	
C _{io(OFF)}		$V_0 = 3 \text{ V or } 0,$	S0, S1, or S2 = V _C (10.5		pF	
. 1		V _{CC} = 4 V,	V _I = 2.4 V,	I _I = 15 mA			20		
			\/ ₁ 0	I _I = 64 mA		4	7	Ω	
r _{on} ¶		V _{CC} = 4.5 V	V _I = 0	I _I = 30 mA		4	7		
			$V_{I} = 2.4 V,$	I _I = 15 mA		6	12		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)	(001F01)	MIN I	MAX	MIN	MAX	
t _{pd} †	A or B	B or A		0.35		0.25	ns
t _{pd}	S	A or B		10	1.5	9.1	ns
t _{en}	S	A or B		10.4	1.5	9.7	ns
^t dis	S	A or B		9.2	1.5	8.8	ns


[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


PARAMETER MEASUREMENT INFORMATION

From Output Under Test $C_L = 50 \text{ pF}$ (see Note A) S1 Open tpLz/tpzL tpHz/tpzH









VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated