### SN74CBTLV3383 LOW-VOLTAGE 10-BIT FET BUS-EXCHANGE SWITCH

SCDS047E - MARCH 1998 - REVISED MAY 2000

<ul> <li>Functionally Equivalent to QS3383 and QS3L383</li> </ul>	DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)
<ul> <li>5-Ω Switch Connection Between Two Ports</li> </ul>	BE ( 1 24 V <sub>CC</sub>
<ul> <li>Isolation Under Power-Off Conditions</li> </ul>	1B1 2 23 5B2
<ul> <li>ESD Protection Exceeds 2000 V Per</li> </ul>	1A1 🛛 3 22 🗍 5A2
MIL-STD-883, Method 3015; Exceeds 200 V	1A2 🛛 4 21 🗍 5A1
Using Machine Model (C = 200 pF, R = 0)	1B2 🛛 5 20 🗍 5B1
<ul> <li>Latch-Up Performance Exceeds 250 mA Per</li> </ul>	2B1 🛛 6 19 🗍 4B2
JESD 17	2A1 🛛 7 18 🗍 4A2
Package Ontions Include Shrink	2A2 🛛 8 17 🗍 4A1
<ul> <li>Package Options Include Shrink</li> <li>Small-Outline (DBQ), Thin Very</li> </ul>	2B2 🛛 9 16 🗍 4B1
Small-Outline (DGV), Small-Outline (DW),	3B1 🛛 10 15 🗍 3B2
and Thin Shrink Small-Outline (PW)	3A1 🛛 11 14 🗍 3A2
Packages	GND [ 12 13 BX

#### description

**Packages** 

The SN74CBTLV3383 provides ten bits of high-speed bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 10-bit bus switch or as a 5-bit bus exchanger, which provides swapping of the A and B pairs of signals. The bus-exchange function is selected when BX is high, and BE is low.

The SN74CBTLV3383 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**


INP	UTS	INPUTS/OUTPUTS			
BE	вх	1A1-5A1	1A2-5A2		
L	L	1B1-5B1	1B2-5B2		
L	Н	1B2-5B2	1B1-5B1		
Н	Χ	Z	Z		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## logic diagram (positive logic)



### simplified schematic, each FET switch





SCDS047E - MARCH 1998 - REVISED MAY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V	to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V	to 4.6 V
Continuous channel current			128 mA
Input clamp current, $I_{IK}$ ( $V_{I/O} < 0$ )			-50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	): DBQ package		61°C/W
	DGV package		
	DW package		46°C/W
	PW package		88°C/W
Storage temperature range, T <sub>sta</sub>		-65°C t	o 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
\/	V <sub>CC</sub> = 2.3 V to		1.7		V
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V}$	to 3.6 V	2		V
\/	V <sub>CC</sub> = 2.3 V	to 2.7 V		0.7	V
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V}$	to 3.6 V		0.8	V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN T	YP‡	MAX	UNIT
٧ıK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA				-1.2	V
Ц		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND				±1	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 3.6 $V$				10	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			10	μΑ
∆I <sub>CC</sub> §	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			300	μΑ
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				3.5		pF
C <sub>io(OFF</sub>	F)	$V_0 = 3 \ V \ or \ 0,$	BE = VCC			13.5		pF
			V. 0	I <sub>I</sub> = 64 mA		5	8	
r <sub>on</sub> ¶		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 0	I <sub>I</sub> = 24 mA		5	8	
			V <sub>I</sub> = 1.7 V,	I <sub>I</sub> = 15 mA		27	40	Ω
		VCC = 3 V	V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA		5	7	22
				I <sub>I</sub> = 24 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ .



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

<sup>§</sup> This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

<sup>¶</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


SCDS047E - MARCH 1998 - REVISED MAY 2000

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001F01)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A		0.15		0.25	ns
t <sub>pd</sub>	ВХ	A or B	1.5	5.8	1.5	4.7	ns
t <sub>en</sub>	BE	A or B	1.5	5.3	1.5	4.7	ns
t <sub>dis</sub>	BE	A or B	1	6	1	6	ns

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated