

- **UBT™ (Universal Bus Transceiver)**
Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, and Clock-Enabled Mode
- **Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels**
- **LVTTL Interfaces Are 5-V Tolerant**
- **Identical to '16601 Function**
- **Medium-Drive GTL+ Outputs (50 mA)**
- **LVTTL Outputs (–24 mA/24 mA)**
- **GTL+ Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity**
- **I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion**
- **Bus Hold on A-Port Data Inputs**
- **Distributed V_{CC} and GND-Pin Configuration Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages**

NOTE: For tape and reel order entry:
The DGGR package is abbreviated to GR, and
the DGVR package is abbreviated to VR.

description

The SN74GTLPH16912 is a medium-drive 18-bit universal bus transceiver (UBT) that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer identical to the '16601 function. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The medium drive is suitable for driving double-terminated backplanes.

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH16912 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or GTL+ (V_{TT} = 1.5 V and V_{REF} = 1 V) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

OEAB	1	56	CEAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V _{CC}	7	50	BIAS V _{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V _{CC}	22	35	V _{REF}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	CEBA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN74GTLPH16912

18-BIT LVTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVER

SCES288 – OCTOBER 1999

description (continued)

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH16912 is characterized for operation from -40°C to 85°C .

functional description

The SN74GTLPH16912 is a medium-drive (50 mA) 18-bit UBT containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1.

Table 1. SN74GTLPH16912 UBT Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with CLK enable	'2952			'16470, '16952	
Flip-flop with CLK enable	'377	'823			'16823
Standard UBT with CLK enable					'16600, '16601
SN74GTLPH16912 UBT replaces all above functions					

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by clock-enable (\overline{CEAB} and \overline{CEBA}) inputs. \overline{OEAB} and \overline{OEBA} control the 18 bits of data for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, the devices operate in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CEAB} is low and \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A data is stored in the latch/flip-flop on the low-to-high transition of \overline{CLKAB} if \overline{CEAB} also is low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that for A to B, but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and \overline{CEBA} .

FUNCTION TABLE†


INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Isolation
L	L	L	H	X	B ₀ ‡	Latched storage of A data
L	L	L	L	X	B ₀ §	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B ₀ §	Clock inhibit

† A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



SN74GTLPH16912

18-BIT LVTTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVER

SCES288 – OCTOBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} and BIAS V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1): A-port and control inputs	–0.5 V to 7 V
B port and V_{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I_O : A port	48 mA
B port	100 mA
Current into any A-port output in the high state, I_O (see Note 2)	48 mA
Continuous current through each V_{CC} or GND	±100 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
DL package	56°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Notes 4 through 6)

		MIN	NOM	MAX	UNIT
V_{CC} , BIAS V_{CC}	Supply voltage	3.15	3.3	3.45	V
V_{TT}	Termination voltage	GTL	1.14	1.2	1.26
		GTL+	1.35	1.5	1.65
V_{REF}	Supply voltage	GTL	0.74	0.8	0.87
		GTL+	0.87	1	1.1
V_I	Input voltage	B port		V_{TT}	V
		Except B port		V_{CC}	
V_{IH}	High-level input voltage	B port	$V_{REF}+0.05$		V
		Except B port	2		
V_{IL}	Low-level input voltage	B port		$V_{REF}-0.05$	V
		Except B port		0.8	
I_{IK}	Input clamp current			–18	mA
I_{OH}	High-level output current	A port		–24	mA
I_{OL}	Low-level output current	A port		24	mA
		B port		50	
T_A	Operating free-air temperature	–40		85	°C

- NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 5. Normal connection sequence is GND first, BIAS $V_{CC} = 3.3$ V second, and $V_{CC} = 3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and $V_{CC} = 3.3$ V, BIAS $V_{CC} = 3.3$ V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. When V_{CC} is connected, the BIAS V_{CC} circuitry is disabled.
 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{REF} can be adjusted to optimize noise margins, but normally is $2/3 V_{TT}$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 3.15 V, I _I = −18 mA				−1.2	V
V _{OH}	A port	V _{CC} = 3.15 V to 3.45 V, I _{OH} = −100 μA		V _{CC} −0.2			V
		V _{CC} = 3.15 V, I _{OH} = −12 mA		2.4			
		I _{OH} = −24 mA		2			
V _{OL}	A port	V _{CC} = 3.15 V to 3.45 V, I _{OL} = 100 μA				0.2	V
		V _{CC} = 3.15 V, I _{OL} = 12 mA				0.4	
		I _{OL} = 24 mA				0.5	
	B port	V _{CC} = 3.15 V to 3.45 V, I _{OL} = 100 μA				0.2	
		V _{CC} = 3.15 V, I _{OL} = 10 mA				0.2	
		I _{OL} = 40 mA				0.4	
I _{OL} = 50 mA				0.55			
I _I ‡	B port	V _{CC} = 3.45 V, V _I = 0 to 1.5 V				±10	μA
	A-port and control inputs	V _{CC} = 3.45 V, V _I = 0 or V _{CC}				±10	
		V _I = 5.5 V				±20	
I _{BHL} §	A port	V _{CC} = 3.15 V, V _I = 0.8 V		75			μA
I _{BHH} ¶	A port	V _{CC} = 3.15 V, V _I = 2 V		−75			μA
I _{BHLO} #	A port	V _{CC} = 3.45 V, V _I = 0 to V _{CC}				500	μA
I _{BHHO}	A port	V _{CC} = 3.45 V, V _I = 0 to V _{CC}				−500	μA
I _{CC}	A or B port	V _{CC} = 3.45 V, I _O = 0, V _I (A-port or control input) = V _{CC} or GND V _I (B port) = V _{TT} or GND	Outputs high			50	mA
			Outputs low			50	
			Outputs disabled			50	
ΔI _{CC} ☆		V _{CC} = 3.45 V, One A-port or control input at V _{CC} − 0.6 V, Other A-port or control inputs at V _{CC} or GND				1	mA
C _i	Control inputs	V _I = 3.15 V or 0					pF
C _{io}	A port	V _O = 3.15 V or 0					pF
	B port	V _O = 1.5 V or 0					

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_I includes the off-state output leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at V_{ILmax} . I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{ILmax} .

¶ The bus-hold circuit can source at least the minimum high sustaining current at V_{IHmin} . I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IHmin} .

An external driver must source at least I_{BHLO} to switch this node from low to high.

¶ An external driver must sink at least I_{BHHO} to switch this node from high to low.

☆ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I_{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0\text{ to } 5.5\text{ V}$		100	μA
I_{OZPU}	$V_{CC} = 0\text{ to } 1.5\text{ V}$,	$V_O = 0.5\text{ V to } 3\text{ V}$,	$\overline{OE} = 0$		± 100	μA
I_{OZPD}	$V_{CC} = 1.5\text{ V to } 0$,	$V_O = 0.5\text{ V to } 3\text{ V}$,	$\overline{OE} = 0$		± 100	μA

SN74GTLPH16912

18-BIT LVTTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVER

SCES288 – OCTOBER 1999

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
I_{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V	100		μA
I_{OZPU}	$V_{CC} = 0$ to 1.5 V,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$	± 100		μA
I_{OZPD}	$V_{CC} = 1.5$ V to 0,	$V_O = 0.5$ V to 1.5 V,	$\overline{OE} = 0$	± 100		μA
I_{CC} (BIAS V_{CC})	$V_{CC} = 0$ to 3.15 V	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0 to 1.5 V	5		mA
	$V_{CC} = 3.15$ V to 3.45 V			10		μA
V_O	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3$ V		0.95	1.05	V
I_O	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15$ V to 3.45 V,	V_O (B port) = 0.6 V	-1		μA

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTL+ (unless otherwise noted)

		MIN	MAX	UNIT
f_{clock}	Clock frequency			MHz
t_w	Pulse duration	LEAB or LEBA high		ns
		CLKAB or CLKBA high or low		
t_{su}	Setup time	A before CLKAB \uparrow		ns
		B before CLKBA \uparrow		
		A before LEAB \downarrow		
		B before LEBA \downarrow		
		\overline{CEAB} before CLKAB \uparrow		
		\overline{CEBA} before CLKBA \uparrow		
t_h	Hold time	A after CLKAB \uparrow		ns
		B after CLKBA \uparrow		
		A after LEAB \downarrow		
		B after LEBA \downarrow		
		\overline{CEAB} after CLKAB \uparrow		
		\overline{CEBA} after CLKBA \uparrow		

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74GTLP16912

18-BIT LVTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVER

SCES288 – OCTOBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
f _{max}						MHz
t _{pd}	A	B				ns
	LEAB					
	CLKAB					
t _{en}	\overline{OEAB}	B				ns
t _{dis}						
t _r	Rise time, B outputs (0.6 V to 1.3 V)					ns
t _f	Fall time, B outputs (1.3 V to 0.6 V)					ns
t _{pd}	B	A				ns
	LEBA					
	CLKBA					
t _{en}	\overline{OEBA}	A				ns
t _{dis}						

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW




SN74GTLPH16912

18-BIT LVTTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVER


SCES288 – OCTOBER 1999

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
($V_M = 1.5 \text{ V}$ for A port and 1 V for B port)
($V_H = 3 \text{ V}$ for A port and 1.5 V for B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.




Figure 2. Test Backplane Model




Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
f _{max}						MHz
t _{pd}	A	B				ns
	LEAB					
	CLKAB					
t _{en}	\overline{OEAB}	B				ns
t _{dis}						
t _r	Rise time, B outputs (0.6 V to 1.3 V)					ns
t _f	Fall time, B outputs (1.3 V to 0.6 V)					ns

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.