DGG PACKAGE (TOP VIEW)

SCES294 - OCTOBER 1999

- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- Bidirectional Interface Between GTL+ Signal Levels and LVTTL Logic Levels
- Partitioned as Two 8-Bit Transceivers With Individual Latch Timing and Output Control but With a Common Clock
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTL+ Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTL+ Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND-Pin Configuration Minimizes High-Speed Switching Noise
- Package Option Includes Plastic Thin Shrink Small-Outline Package

description

The SN74GTLPH1655 is a high-drive 16-bit universal bus transceiver (UBT) that provides LVTTL-to-GTL+ and GTL+-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers and allows for transparent, latched, and clocked modes of data transfer similar to the '16501 function. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL+ signal levels. High-speed (about two times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, and output edge control (OEC™). Improved GTLP OEC circuits minimize bus settling time and have been designed and tested using several backplane models. The high drive is suitable for driving double-terminated low-impedance backplanes using incident-wave switching.

		1 1		
1OEAB	1	\cup	64] CLK
1OEBA	2		63	1LEAB
V _{CC}	3		62	1LEBA
	4		61] ERC
GND	5		60] GND
1A2	6		59] 1B1
1A3	7		58] 1B2
GND	8		57] GND
1A4	9		56] 1B3
GND	10] 1B4
1A5	11] 1B5
GND	12] GND
1A6	13] 1B6
1A7	14		51] 1B7
V _{CC}	15		50] v _{cc}
1A8	16		49] 1B8
2A1	17		48] 2B1
GND	18		47] GND
2A2	19		46] 2B2
2A3	20		45] 2B3
GND	21		44] GND
2A4	22		43	_
2A5	23		42] 2B5
GND	24		41] V _{REF}
2A6	25		40] 2B6
0	26] GND
2A7	27		38] 2B7
V _{CC}	28		37] 2B8
	29			BIAS V _{CC}
GND	30		35] 2LEAB
2OEAB	31		34	2LEBA
2OEBA	32		33] OE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and UBT are trademarks of Texas Instruments Incorporated.



SCES294 - OCTOBER 1999

description (continued)

GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The AC specification of the SN74GTLPH1655 is given only at the preferred higher noise margin GTL+, but the user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or GTL+ (V_{TT} = 1.5 V and $V_{RFF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTL or GTL+ levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

This device is fully specified for live-insertion applications using I_{off}, power-up 3-state, and BIAS V_{CC}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTLPH1655 is characterized for operation from –40°C to 85°C.

functional description

The SN74GTLPH1655 is a high-drive (100 mA) 16-bit UBT containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, or clocked modes and is similar to a '16501 function. The device is uniquely partitioned as two 8-bit transceivers with individual latch timing and output signals and a common clock for both transceiver words. It can replace any of the functions shown in Table 1.

FUNCTION 8 BIT 9 BIT 10 BIT 16 BIT '245, '623, '645 '863 '861 '16245, '16623 Transceiver Buffer/driver '241, '244, '541 '827 16241, '16244, '16541 Latched transceiver '543 '16543 '373, '573 '843 '16373 '841 '16646, '16652 Registered transceiver '646, '652 Flip-flop '374, '574 '821 '16374

SN74GTLPH1655 UBT replaces all above functions

Table 1. SN74GTLPH1655 UBT Replacement Functions

Data flow for each word is determined by the respective latch enables (xLEAB and xLEBA), output enables (xOEAB and xOEBA), and clock (CLK). The output enables (1OEAB, 1OEBA, 2OEAB, and 2OEBA) control byte 1 and byte 2 data for the A-to-B and B-to-A directions, respectively. Note that CLK is common to both directions and both 8-bit words. OE also is common and disables all I/O ports simultaneously.



SCES294 - OCTOBER 1999

functional description (continued)

For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB transitions low, the A data is latched independent of CLK high or low. If LEAB is low, the A data is registered on the CLK low-to-high transition. When \overline{OEAB} is low, the outputs are active. With \overline{OEAB} high, the outputs are in the high-impedance state.

Data flow for the B-to-A direction is identical, but uses OEBA, LEBA, and CLK.

Function Tables

FUNCTION†

	INPU	TS	OUTPUT	MODE	
OEAB	LEAB	CLK	Α	В	MODE
Н	Х	Х	Χ	Z	Isolation
L	Н	X	L	L	Transparent
L	Н	X	Н	Н	Transparent
L	L	\uparrow	L	L	Registered
L	L	\uparrow	Н	Н	Registered
L	L	Н	Χ	в ₀ ‡	Previous state
L	L	L	Х	B ₀ §	Previous state

[†] A-to-B data flow is shown. B-to-A flow is similar but uses OEBA, LEBA, and CLK.

OUTPUT ENABLE

INPUTS			OUTPUTS		
OE	OEAB	OEBA	A PORT	B PORT	
L	L	L	Active	Active	
L	L	Н	Z	Active	
L	Н	L	Active	Z	
L	Н	Н	Z	Z	
Н	X	X	Z	Z	

B-PORT EDGE-RATE CONTROL (ERC)


INPU	JT ERC	OUTPUT	
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE	
Н	Vcc	Slow	
L	GND	Fast	



[‡] Output level before the indicated steady-state input conditions were established, provided that CLK was high before LEAB went low


[§] Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)





logic diagram (positive logic) (continued)





SCES294 - OCTOBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} and BIAS V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1): A-port and control inputs	
B port, ERC, and V _{REF}	0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Note 1): A port	–0.5 V to V _{CC} + 0.5 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, IO: A port	48 mA
B port	200 mA
Current into any A-port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	±100 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3)	55°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES294 - OCTOBER 1999

recommended operating conditions (see Notes 4 through 6)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTL+	1.35	1.5	1.65	\ \ \
V	Supply voltage	GTL	0.74	0.8	0.87	V
VREF	Supply voltage	GTL+	0.87	1	1.1]
V.	lanut voltage	B port			VTT	V
VI	Input voltage	Except B port		Vcc]
	High-level input voltage	B port	V _{REF} +0.05			
VIH		ERC	V _{CC} -0.6	VCC		V
		Except B port and ERC	2]
		B port			V _{REF} -0.05	
V_{IL}	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	1
lik	Input clamp current	-			-18	mA
loн	High-level output current	A port			-24	mA
1	Low lovel output ourrent	A port			24	
lOL	Low-level output current B port				100	mA
TA	Operating free-air temperature	-	-40		85	°C

NOTES: 4. All unused control and B-port inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Normal connection sequence is GND first, BIAS V_{CC} = 3.3 V second, and V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and V_{CC} = 3.3 V, BIAS V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. When V_{CC} is connected, the BIAS V_{CC} circuitry is disabled.
- V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute I_{OL} ratings. Similarly, V_{REF} can be adjusted to optimize noise margins, but normally is 2/3 V_{TT}.



SCES294 - OCTOBER 1999

electrical characteristics over recommended operating free-air temperature range for GTL+ (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			
V_{OH}	A port	V 0.45.V	I _{OH} = -12 mA	2.4			V
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2			
		V _{CC} = 3.15 V to 3.45 V,	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4	
VOL		VCC = 3.13 V	I _{OL} = 24 mA			0.5	V
VOL			I _{OL} = 10 mA			0.2	V
	B port	V _{CC} = 3.15 V	I _{OL} = 64 mA			0.4	ļ
			I _{OL} = 100 mA		0.55 ±10 +10		
	B port	V _{CC} = 3.45 V,	$V_{I} = 0 \text{ to } 1.5 \text{ V}$			±10	
I _I ‡	A-port and	V _{CC} = 3.45 V	VI = 0 or VCC			±10	μΑ
	control inputs		V _I = 5.5 V			±20	
I _{BHL} §	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
I _{BHH} ¶	A port	$V_{CC} = 3.15 \text{ V},$	V _I = 2 V	-75			μΑ
I _{BHLO} #	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}			500	μΑ
Івнно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}			-500	μΑ
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			40	
ICC	A or B port	V_I (A-port or control input) = V_{CC} or GND	Outputs low			40	mA
		V _I (B port) = V _{TT} or GND	Outputs disabled			40	
ΔlCC☆		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GNI				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0					pF
C.	A port	V _O = 3.15 V or 0					~_
C _{io}	B port	V _O = 1.5 V or 0					pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

live-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		100	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±100	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±100	μΑ



[‡] For I/O ports, the parameter I_I includes the off-state output leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC and then lowering it to VIHmin.

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

[★]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
loff	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		100	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±100	μΑ
Ico (PIAS Voc)	V _{CC} = 0 to 3.15 V	PIAC Vac - 2 15 V to 2 45 V	\/- (D = ant)		5	mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V_O (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$		0.95	1.05	V
lo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	V _O (B port) = 0.6 V	-1		μΑ

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (unless otherwise noted)

			MIN	MAX	UNIT	
fclock	Clock frequency				MHz	
	Pulse duration	LEAB or LEBA high			ns	
t _W	ruise duration	CLK high or low			115	
		A before CLK				
۱.	Setup time	B before CLK			ns	
^l Su		A before LEAB↓, CLK = don't care			115	
t _{Su} Setup time		B before LEBA↓, CLK = don't care				
		A after CLK				
.	Hold time	B after CLK			ns	
t _h	noid time	A after LEAB↓, CLK = don't care		, and the second	115	
		B after LEBA↓, CLK = don't care		·		



SCES294 – OCTOBER 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	ТҮР‡	MAX	UNIT
f _{max}							MHz
	А	В	Slow				
	A	Ь	Fast				
t. a	LEAB	В	Slow				ns
^t pd	LLAD		Fast				113
	CLK	В	Slow				
	OLK	5	Fast				
t _{en}	ŌĒ	В	Slow				ns
^t dis	OL	5	Glow				113
t _{en}	ŌĒ	В	Fast				ns
^t dis	OL		1 431				113
t _{en}	OEAB	В	Slow				ns
^t dis	OLAB						113
t _{en}	 OEAB	В	Fast				ns
^t dis	OLAB	5					110
t _r	Rise time,		Slow				ns
ч	(0.6 V to	o 1.3 V)	Fast				110
t _f	Fall time,	B outputs	Slow				ns
٩	(1.3 V to	o 0.6 V)	Fast				110
	В						
^t pd	LEBA	A					ns
	CLK						
^t en	ŌĒ	А					ns
^t dis	<u> </u>	, ,					
^t en	OEBA	А					ns
^t dis	OLDA	, ,					110

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)



[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, slew rate \leq 1 V/ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

This data sheet is specified for and tested to the lump load shown in Figure 1. However, the designer probably uses this GTLP device in a distributed load like that shown in Figure 2, in which actual B-port backplane switching characteristics are different. Therefore, the device is modeled as shown in Figure 3, which very closely matches the results obtained using Figure 2. Switching characteristics based on Figure 3 more closely match actual backplane design requirements.



1.5 V 14 Ω L_L = 21 nH From Output Test **Under Test** Point $C_L = 13 pF$

Figure 2. Test Backplane Model

Figure 3. Distributed-Load Circuit for B Outputs

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN TYP‡ MAX	UNIT	
f _{max}					MHz	
	А	В	Slow			
	Α	В	Fast			
. . [LEAB	В	Slow		ns	
^t pd	LEAD	Ь	Fast] 115	
	CLK	В	Slow			
	CLK	Ь	Fast			
^t en	ŌĒ	В	Slow		ns	
^t dis		В			115	
t _{en}	ŌĒ	В	Fast		ns	
^t dis	OE	В	rasi		115	
^t en	OEAB	В	Slow		ns	
^t dis	OEAB	В	Slow		113	
t _{en}	OEAB	В	Fast		ns	
^t dis	OEAB	Ь	i ast		113	
t _r		B outputs	Slow		ns	
ч	(0.6 V to	(0.6 V to 1.3 V)			113	
+,	Fall time,	B outputs	Slow			
t _f	(1.3 V to	o 0.6 V)	Fast		ns	

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated