


- Organization . . . 131072 × 8-Bit Flash Memory
- Pin Compatible With Existing 1M-bit EPROMs
- High-Reliability MIL-PRF-38535 Processing
- V_{CC} Tolerance $\pm 10\%$
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time

28F010B-12	120 ns
'28F010B-15	150 ns
'28F010B-20	200 ns
- Industry-Standard Programming Algorithm
- 10000 Program/Erase-Cycle
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation ($V_{CC} = 5.5 V$)
 - Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW (CMOS-Input Levels)
- Military Temperature Range
 - $55^{\circ}C$ to $125^{\circ}C$

JDD or FE PACKAGE
(TOP VIEW)



PIN NOMENCLATURE	
A0–A16	Address Inputs
DQ0–DQ7	Inputs (programming)/Outputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
NC	No Internal Connection
V_{CC}	5-V Power Supply
V_{PP}	12-V Power Supply
V_{SS}	Ground
\bar{W}	Write Enable

description

The SMJ28F010B is a 1048576-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000 program/erase-endurance-cycle version.

The SMJ28F010B flash memory is offered in a 32-lead ceramic 600-mil side-braze dual in-line package (DIP) (JDD suffix) and a leadless ceramic chip carrier (FE suffix).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

device symbol nomenclature




logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the JDD package.

functional block diagram



operation

Table 1 lists the modes of operation for the device.

Table 1. Operation Modes

MODE		FUNCTION†						
		V _{PP} ‡ (1)	\bar{E} (22)	\bar{G} (24)	A0 (12)	A9 (26)	\bar{W} (31)	DQ0–DQ7 (13–15, 17–21)
Read	Read	V _{PP} L	V _{IL}	V _{IL}	X	X	V _{IH}	Data Out
	Output Disable	V _{PP} L	V _{IL}	V _{IH}	X	X	V _{IH}	Hi-Z
	Standby and Write Inhibit	V _{PP} L	V _{IH}	X	X	X	X	Hi-Z
	Algorithm-Selection Mode	V _{PP} L	V _{IL}	V _{IL}	V _{IL}	V _{ID}	V _{IH}	Manufacturer-Equivalent Code 89h
					V _{IH}			Device-Equivalent Code B4h
Read/ Write	Read	V _{PP} H	V _{IL}	V _{IL}	X	X	V _{IH}	Data Out
	Output Disable	V _{PP} H	V _{IL}	V _{IH}	X	X	V _{IH}	Hi-Z
	Standby and Write Inhibit	V _{PP} H	V _{IH}	X	X	X	X	Hi-Z
	Write	V _{PP} H	V _{IL}	V _{IH}	X	X	V _{IL}	Data In

† X can be V_{IL} or V_{IH}.

‡ V_{PP}L ≤ V_{CC} + 2 V; V_{PP}H is the programming voltage specified for the device. For more details, see the recommended operating conditions.

read/output disable

When the outputs of two or more SMJ28F010B devices are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. Reading the output of the SMJ28F010B is enabled when a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit must have their outputs disabled by applying a high-level signal to one of these pins.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on \bar{E} or to 100 μA with a high CMOS level on \bar{E} . In this mode, all outputs are in the high-impedance state. The SMJ28F010B draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 (pin 26) is forced to V_{ID}. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code B4h, as shown in Table 2.

Table 2. Algorithm-Selection Modes

IDENTIFIER§	PINS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V _{IL}	1	0	0	0	1	0	0	1	89
Device-Equivalent Code	V _{IH}	1	0	1	1	0	1	0	0	B4

§ E = V_{IL}, \bar{G} = V_{IL}, A1–A8 = V_{IL}, A9 = V_{ID}, A10–A16 = V_{IL}, V_{PP} = V_{PP}L.

SMJ28F010B 131072 BY 8-BIT FLASH MEMORY

SGMS738 – APRIL 1998

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Then the entire chip is erased. At this point, the bits, which are now logic 1s, can be programmed accordingly. See the fast-write and fast-erase algorithms for further details.

command register

The command register controls the program and erase functions of the SMJ28F010B. The algorithm-selection mode can be activated using the command register in addition to the previously described method. When V_{PP} is high, the contents of the command register and the function being performed can be changed. The command register is written to when \bar{E} is low and \bar{W} is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when V_{CC} is below the erase/write lockout voltage, V_{LKO} .

power-supply considerations

Each device must have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on V_{PP} require it to have a bypass capacitor as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

command definitions

The commands include read, algorithm-selection mode, set-up-erase, erase, erase-verify, set-up-program, program, program-verify, and reset. Table 3 lists the command definitions with the required bus cycles.

Table 3. Command Definitions

COMMAND	REQUIRED BUS CYCLES	FIRST BUS CYCLE			SECOND BUS CYCLE		
		OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA
Read	1	Write	X	00h	Read	RA	RD
Algorithm-Selection Mode	3	Write	X	90h	Read	0000h 0001h	89h B4h
Set-Up-Erase/Erase	2	Write	X	20h	Write	X	20h
Erase-Verify	2	Write	EA	A0h	Read	X	EVD
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD
Program-Verify	2	Write	X	C0h	Read	X	PVD
Reset	2	Write	X	FFh	Write	X	FFh

Legend:

- EA Address of memory location to be read during erase verify
- RA Address of memory location to be read
- PA Address of memory location to be programmed. Address is latched on the falling edge of \bar{W} .
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- PD Data to be programmed at location PA. Data is latched on the rising edge of \bar{W} .
- PVD Data read from location PA during program verify

† Modes of operation are defined in Table 1.

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different command is written to the command register.



algorithm-selection mode command

The algorithm-selection mode is activated by writing 90h into the command register. The device-equivalent code (B4h) is identified by the value read from address location 0001h, and the manufacturer-equivalent code (89h) is identified by the value read from address location 0000h.

set-up-erase/erase commands

The erase-algorithm initiates with $\bar{E} = V_{IL}$, $\bar{W} = V_{IL}$, $\bar{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5\text{ V}$. To enter the erase mode, write the set-up-erase command, 20h, into the command register. After the SMJ28F010B is in the erase mode, writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of \bar{W} and ends on the rising edge of the next \bar{W} . The erase operation requires at least 9.5 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

program-verify command

The SMJ28F010B can be programmed sequentially or randomly, because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of \bar{W} .

While verifying a byte, the SMJ28F010B applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 1 shows how commands and bus operations are combined for byte programming.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of \bar{W} . The address of the byte to be verified is latched on the falling edge of \bar{W} . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether all the bytes have been erased, the SMJ28F010B applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the SMJ28F010B.

set-up-program/program commands

The programming algorithm initiates with $\bar{E} = V_{IL}$, $\bar{W} = V_{IL}$, $\bar{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5\text{ V}$. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of \bar{W} , and data is latched internally on the rising edge of \bar{W} . The programming operation begins on the rising edge of \bar{W} and ends on the rising edge of the next \bar{W} pulse. The program operation requires 10 μs for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.

reset command

To reset the SMJ28F010B after set-up-erase-command or set-up-program-command operations without changing the contents in memory, perform two consecutive writes of FFh into the command register. After executing the reset command, the device defaults to the read mode.

fast-write algorithm

Figure 1 shows the process flow for programming the SMJ28F010B. The fast-write algorithm programs in a nominal time of two seconds.

fast-erase algorithm

Figure 2 shows the process flow for erasing the SMJ28F010B using the fast-erase algorithm. The memory array must be completely programmed (using the fast-write algorithm) before erasure begins. Erasure typically occurs in one second.

parallel erasure


Several devices can be erased in parallel, reducing total erase time. Since the rate at which each flash memory can erase differs, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be reissued to this device. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving the \bar{E} pin high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, and disconnecting the device from all electrical signals with relays or other types of switches.

flow charts

Figure 1, Figure 2, and Figure 3 are flow charts showing the fast-write algorithm, the fast-erase algorithm, and the parallel-erase flow.

flow charts (continued)




Bus Operation	Command	Comments
Initialize Address		
Standby		Wait for V _{pp} to ramp to V _{ppH} (see Note A) Initialize pulse count
Write	Set-Up-Program Write	Data = 40h
Write	Write Data	Valid address/data
Standby		Wait = 10 μs
Write	Program-Verify	Data = C0h; ends program operation
Standby		Wait = 6 μs
Read		Read byte to verify programming; compare output to expected output
—	—	—
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for V _{pp} to ramp to V _{ppL} (see Note B)

NOTES: A. See the recommended operating conditions for the value of V_{ppH}.
 B. See the recommended operating conditions for the value of V_{ppL}.

Figure 1. Algorithm-Selection Programming Flow Chart

flow charts (continued)




Bus Operation	Command	Comments
		Entire memory must = 00h before erasure Use fast-write programming algorithm
		Initialize addresses
Standby		Wait for V _{pp} to ramp to V _{ppH} (see Note A)
		Initialize pulse count
Write	Set-Up-Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Wait = 10 ms
Write	Erase-Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		Wait = 6 μs
Read		Read byte to verify erasure; compare output to FFh
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for V _{pp} to ramp to V _{ppL} (see Note B)

NOTES: A. Refer to the recommended operating conditions for the value of V_{ppH}.
 B. Refer to the recommended operating conditions for the value of V_{ppL}.

Figure 2. Flash-Erase Flow Chart

flow charts (continued)



† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Chart

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	V _{CC} = 4.5 V, I _{OH} = - 2.5 mA	2.4		V
		V _{CC} = 4.5 V, I _{OH} = - 100 μA	V _{CC} - 0.4		
V _{OL}	Low-level output voltage	V _{CC} = 4.5 V, I _{OL} = 5.8 mA		0.45	V
		I _{OL} = 100 μA		0.1	
I _{ID}	A9 algorithm-selection-mode current	V _{CC} = 5.5 V, A9 = V _{ID} max		200*	μA
I _I	Input current (leakage)	All except A9	V _{CC} = 5.5 V, V _I = 0 V to 5.5 V	±1	μA
		A9	V _{CC} = 5.5 V, V _I = 0 V to 13 V	±200	
I _O	Output current (leakage)	V _{CC} = 5.5 V, V _O = 0 V to V _{CC}		±10	μA
I _{PP1}	V _{PP} supply current (read/standby)	V _{PP} = V _{PPH} , Read mode		200	μA
		V _{PP} = V _{PLL}		±10	
I _{PP2}	V _{PP} supply current (during program pulse)	V _{PP} = V _{PPH}		30*	mA
I _{PP3}	V _{PP} supply current (during flash erase)	V _{PP} = V _{PPH}		30*	mA
I _{PP4}	V _{PP} supply current (during program/erase-verify)	V _{PP} = V _{PPH}		5.0*	mA
I _{CCS}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, $\bar{E} = V_{IH}$	1	mA
		CMOS-input level	V _{CC} = 5.5 V, $\bar{E} = V_{CC} \pm 0.2 V$	100	
I _{CC1}	V _{CC} supply current (active read)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, f = 6 MHz, I _{OUT} = 0 mA, $\bar{G} = V_{IH}$		30	mA
I _{CC2}	V _{CC} average supply current (active write)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, Programming in progress		10*	mA
I _{CC3}	V _{CC} average supply current (flash erase)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, Erasure in progress		15*	mA
I _{CC4}	V _{CC} average supply current (program/erase-verify)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, V _{PP} = V _{PPH} , Program/erase-verify in progress		15*	mA
V _{LKO}	V _{CC} erase/write-lockout voltage	V _{PP} = V _{PPH}	2.5		V

* This parameter is not production tested.

capacitance over recommended range of supply voltage

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
C _{i1}	Input capacitance	V _I = 0 V, T _A = 25°C, f = 1 MHz		10*	pF
C _O	Output capacitance	V _O = 0 V, T _A = 25°C, f = 1 MHz		12*	pF
C _{i2}	V _{PP} input capacitance	V _I = 0 V, T _A = 25°C, f = 1 MHz		12*	pF

* This parameter is not production tested.

SMJ28F010B
131072 BY 8-BIT
FLASH MEMORY

SGMS738 – APRIL 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 6)

PARAMETER	TEST CONDITIONS	ALTERNATE SYMBOL	'28F010B-12		'28F010B-15		'28F010B-20		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
t _a (A)	Access time from address, A0–A16	t _{AVQV}		120		150		200	ns	
t _a (E)	Access time from chip enable, \overline{E}	t _{ELQV}		120		150		200	ns	
t _{en} (G)	Access time from output enable, \overline{G}	t _{GLQV}		50		55		60	ns	
t _c (R)	Cycle time, read	t _{AVAV}		120		150		200	ns	
t _d (E)	Delay time, \overline{E} low to low-Z output	t _{ELQX}		0*		0*		0*	ns	
t _d (G)	Delay time, \overline{G} low to low-Z output	t _{GLQX}		0*		0*		0*	ns	
t _{dis} (E)	Chip disable time to Hi-Z output	t _{EHQZ}		0*	55*	0*	55*	0*	55*	ns
t _{dis} (G)	Output disable time to Hi-Z output	t _{GHQZ}		0*	30*	0*	35*	0*	45*	ns
t _h (D)	Hold time, data valid from address, \overline{E} or \overline{G} (see Note 5)	t _{AXQX}		0*		0*		0*	ns	
t _{rec} (W)	Recovery time, \overline{W} before read	t _{WHGL}		6		6		6	μs	

* This parameter is not production tested.

NOTE 5: Whichever occurs first



timing requirements—write/erase/program operations (see Figure 7 and Figure 8)


	ALTERNATE SYMBOL	'28F010B-12			'28F010B-15			'28F010B-20			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
$t_{c(W)}$	Cycle time, write using \overline{W}	t_{AVAV}	120			150			200		ns
$t_{c(W)PR}$	Cycle time, programming operation	t_{WHWH1}	10			10			10		μ s
$t_{c(W)ER}$	Cycle time, erase operation	t_{WHWH2}	9.5	10		9.5	10		9.5	10	ms
$t_h(A)$	Hold time, address	t_{WLAX}	60			60			60		ns
$t_h(E)$	Hold time, \overline{E}	t_{WHEH}	0			0			0		ns
$t_h(WHD)$	Hold time, data valid after \overline{W} high	t_{WHDX}	10			10			10		ns
$t_{su}(A)$	Setup time, address	t_{AVWL}	0			0			0		ns
$t_{su}(D)$	Setup time, data	t_{DVWH}	50			50			50		ns
$t_{su}(E)$	Setup time, \overline{E} before \overline{W}	t_{ELWL}	20			20			20		ns
$t_{su}(VPPEL)$	Setup time, V_{PP} to \overline{E} low	t_{VPEL}	1			1			1		μ s
$t_{rec}(W)$	Recovery time, \overline{W} before read	t_{WHGL}	6			6			6		μ s
$t_{rec}(R)$	Recovery time, read before \overline{W}	t_{GHWL}	0			0			0		μ s
$t_w(W)$	Pulse duration, \overline{W} (see Note 6)	t_{WLWH}	60			60			60		ns
$t_w(WH)$	Pulse duration, \overline{W} high	t_{WHWL}	20			20			20		ns
$t_r(VPP)$	Rise time, V_{PP}	t_{VPPR}	1			1			1		μ s
$t_f(VPP)$	Fall time, V_{PP}	t_{VPPF}	1			1			1		μ s

NOTE 6: Rise/fall time \leq 10 ns.

timing requirements — alternative \bar{E} -controlled writes (see Figure 9)


	ALTERNATE SYMBOL	'28F010B-12		'28F010B-15		'28F010B-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_c(W)$	Cycle time, write using \bar{E}	t_{AVAV}	120		150		200	ns
$t_c(E)PR$	Cycle time, programming operation	t_{EHEH}	10		10		10	μs
$t_h(EA)$	Hold time, address	t_{ELAX}	80		80		80	ns
$t_h(ED)$	Hold time, data	t_{EHDX}	10		10		10	ns
$t_h(W)$	Hold time, \bar{W}	$t_{EHW H}$	0		0		0	ns
$t_{su}(A)$	Setup time, address	t_{AVEL}	0		0		0	ns
$t_{su}(D)$	Setup time, data	t_{DVEH}	50		50		50	ns
$t_{su}(W)$	Setup time, \bar{W} before \bar{E}	t_{WLEL}	0		0		0	ns
$t_{su}(VPPEL)$	Setup time, V_{PP} to \bar{E} low	t_{VPEL}	1		1		1	μs
$t_{rec}(E)R$	Recovery time, write using \bar{E} before read	t_{EHGL}	6		6		6	μs
$t_{rec}(E)W$	Recovery time, read before write using \bar{E}	t_{GHLE}	0		0		0	μs
$t_w(E)$	Pulse duration, write using \bar{E}	t_{ELEH}	70		70		70	ns
$t_w(EH)$	Pulse duration, write, \bar{E} high	t_{EHLE}	20		20		20	ns

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 4. AC Test Output Load Circuit



NOTE A: The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μF ceramic capacitor connected between V_{CC} and V_{SS} as closely as possible to the device pins.

Figure 5. AC Test Input/Output Waveform

PARAMETER MEASUREMENT INFORMATION




Figure 6. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 7. Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase-Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 9. Write-Cycle (Alternative \bar{E} -Controlled Writes) Timing

MECHANICAL DATA

FE (R-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a metal lid.
 D. The terminals are gold plated.

MECHANICAL DATA

JDD (R-CDIP-T32)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a metal lid.
 D. The terminals will be gold plated.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.