



SANYO Semiconductors

# DATA SHEET

## LA7138M

Monolithic Linear IC

For the DVD Player

Analog Video Signal I/F Driver

### Overview

The LA7138M is a video output interface IC for DVD players. It is an ideal DVD player driver IC that generates analog video signals such as composite/S and component/RGB signals. Incorporating Y/C-MIX, the LA7138M can dispense with the composite output that would otherwise have to be provided by a DA converter.

### Feature

- Video S/N ratio: -80dB.
- f characteristics: 10MHz flat.
- Y/C time difference: 2ns maximum.
- Signal dynamic range: 170 IRE.
- Supports all types of video signals including the composite/S, component, and base-band (RGB) signals; the internal input configuration is selected under microcontroller control (input capacitors to be used in common).
- Provides two channels of 75Ω driver outputs each of which can be muted on and off independently under microcontroller control.
- Internally generates clamp pulses that are necessary when receiving the component input signals.
- The amplifier gain is selectable from 8.5dB and 6dB.
- The on-chip regulator circuit provides stable DC voltages that are immune to V<sub>CC</sub> fluctuations.

### Function

- Clamp.
- Amplifier.
- 75Ω driver.
- Y/C-MIX.
- DC voltage output for S1 and S2.

### Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		15.0	V
Allowable power dissipation	P <sub>dmax</sub>	Ta ≤ 75°C, Mounted on a board*	525	mW
Operating temperature	T <sub>opr</sub>		-20 to +75	°C
Storage temperature	T <sub>stg</sub>		-40 to +150	°C

\*: As mounted to the glass epoxy made board of a size 114.3×76.1×1.6mm<sup>3</sup>

■ Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

■ SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

**SANYO Semiconductor Co., Ltd.**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LA7138M

## Recommended Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage A	$V_{CC\ A}$	*	12.0	V
Operating supply voltage range A	$V_{CCop\ A}$		9.0 to 13.0	V
Recommended supply voltage B	$V_{CC\ B}$	*	8.0	V
Operating supply voltage range B	$V_{CCop\ B}$		7.5 to 8.5	V
Input pin voltage application range	$V_{IN}$	$V_{CCop\ A}, B+0.3\leq 13V$	$-0.3\text{ to }V_{CCop\ A, B}+0.3$	V

\*:A different operation circuit is recommended for recommended supply voltages A and B. An external operation circuit with a PNP transistor for voltage drop is recommended for the recommended supply voltage A.

## Electrical Characteristics at $T_a = 25^\circ\text{C}$ , $V_{CCA} = 9.0\text{ to }13.0V$ , $V_{CCB} = 7.5\text{ to }8.5V$

Parameter	Symbol	Input signal	Test point	Conditions	Ratings			Unit
					min	typ	max	
Current drain (1)	$I_{CC1}$		9pin	Current drain of VIDEO system.	29.6	37.0	44.4	mA
(A) Pin 10 (Y signal) input when the composite/S is selected.								
AMP-GAIN (Low)	$G_{YM}$	Sig.1	T13/15	GAIN when 996mVp-p, 100kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	$G_{YH}$	Sig.1	T13/15	GAIN when 761mVp-p, 100kHz is entered.	7.38	7.6	7.81	dB
Clamp voltage	$C_{10H}$	Sig.1	T10	Potential of sink chip of T10 when 761mVp-p is entered.	3.85	4.20	4.55	V
(B) Pin 6 (chroma signal) input when the composite/S is selected.								
AMP-GAIN (Low)	$G_{CM}$	Sig.2	T17/19	GAIN when 711mVp-p, 3.58MHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	$G_{CH}$	Sig.2	T17/19	GAIN when 544mVp-p, 3.58MHz is entered.	7.38	7.6	7.81	dB
Chroma input DC voltage	$D_{6H}$	Sig.2	T6	Offset voltage of T6 when 544 mVp-p is entered.	4.4	4.75	5.1	V
(C) Pin 3 (composite signal) input when the composite is selected.								
AMP-GAIN (Low)	$G_{SM1}$	Sig.3	T21/23	GAIN when 996mVp-p, 100kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	$G_{SH1}$	Sig.3	T21/23	GAIN when 761mVp-p, 100kHz is entered.	7.38	7.6	7.81	dB
Clamp voltage	$C_{3H}$	Sig.3	T3	Potential of sink chip of T3 when 761mVp-p is entered.	4.0	4.35	4.7	V
(D) Pins 6, 10 (S signal) input when the S is selected. To select "S", insert a 5.1k $\Omega$ resistor in series with pin 2, (See the block diagram.)								
AMP-GAIN (Low)	$G_{SM2}$	Sig.1 Sig.2	T21/23	GAIN when 996mVp-p, 100kHz or 711mVp-p, 3.58MHz is entered.	4.92	5.27	5.61	dB
AMP-GAIN (High)	$G_{SH2}$	Sig.1 Sig.2	T21/23	GAIN when 761mVp-p, 100kHz or 544mVp-p, 3.58MHz is entered.	7.25	7.6	7.94	dB
(E) GAIN ratio of signals when the composite is selected.								
Y/chroma -AMP-GAIN ratio	$\Delta Y_C$	Sig.1 Sig.2	T13/15 17/19	GAIN ratio between $G_{YH}$ of (A) and $G_{CH}$ of (B).	-3	0	3	%
Y/composite-AMP- GAIN ratio	$\Delta Y_S1$	Sig.1 Sig.3	T13/15 T21/23	GAIN ratio between $G_{YH}$ of (A) and $G_{SH1}$ of (C).	-3	0	3	%
Chroma/composite -AMP-GAIN ratio	$\Delta C_S1$	Sig.2 Sig.3	T17/19 T21/23	GAIN ratio between $G_{CH}$ of (B) and $G_{SH1}$ of (C).	-3	0	3	%
(F) GAIN ratio of signals when the S signal is selected.								
Y/S-AMP-GAIN ratio	$\Delta Y_S2$	Sig.1 Sig.2	T13/15 T21/23	GAIN ratio between $G_{YH}$ of (A) and $G_{SH2}$ of (D)	-4.5	0	4.5	%
Chroma/S-AMP- GAIN ratio	$\Delta C_S2$	Sig.1 Sig.2	T17/19 T21/23	GAIN ratio between $G_{CH}$ of (B) and $G_{SH2}$ of (D).	-4.5	0	4.5	%
(G) Pin 10 (Y signal) input when the component is selected.								
AMP-GAIN (Low)	$G_{YM}$	Sig.1	T13/15	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	$G_{YH}$	Sig.1	T13/15	GAIN when 761mVp-p, 100 kHz is entered.	7.38	7.6	7.81	dB
Y input clamp voltage	$C_{10H}$	Sig.1	T10	Potential of sink chip of T10 when 761mVp-p is entered.	3.85	4.20	4.55	V

Continued on next page.

# LA7138M

Continued from preceding page.

Parameter	Symbol	Input signal	Test point	Conditions	Ratings			Unit
					min	typ	max	
(H) Pin 6 (B-Y or R-Y signal) when the component is selected.								
AMP-GAIN (Low)	G <sub>N</sub> M	Sig.4	T17/19	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	G <sub>N</sub> H	Sig.4	T17/19	GAIN when 761mVp-p, 100 kHz is entered.	7.38	7.6	7.81	dB
Input pedestal clamp voltage	P <sub>6</sub> H	Sig.4	T6	Potential of pedestal of T6 when 761mVp-p is entered.	4.4	4.75	5.1	V
AMP-GAIN (Low)	G <sub>N</sub> M	Sig.4	T21/23	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
(I) Pin 3 (B-Y or R-Y signal) input when the component is selected.								
AMP-GAIN (High)	G <sub>N</sub> H	Sig.4	T21/23	GAIN when 761mVp-p, 100 kHz is selected.	7.38	7.6	7.81	dB
Input pedestal clamp voltage	P <sub>3</sub> H	Sig.4	T3	Potential of pedestal of T3 when 761mVp-p is entered.	4.4	4.75	5.1	V
(J) GAIN ratio of signals when the component is selected.								
Y/composite-AMP-GAIN ratio (1)	ΔY1	Sig.1 Sig.4	T13/15 T17/19	GAIN ratio between G <sub>Y</sub> H of (E) and G <sub>N</sub> H of (F)	-3	0	3	%
Y/composite-AMP-GAIN ratio (2)	ΔY2	Sig.1 Sig.4	T13/15 T21/23	GAIN ratio between G <sub>Y</sub> H of (E) and G <sub>N</sub> H of (G)	-3	0	3	%
Component-AMP-GAIN ratio	ΔN	Sig.4 Sig.4	T17/19 T21/23	GAIN ratio between G <sub>N</sub> H of (F) and that of (G)	-3	0	3	%
(K) Pin 10 (RGB signal) input when the base band is selected.								
AMP-GAIN (Low)	G <sub>B</sub> M	Sig.1	T13/15	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	G <sub>B</sub> H	Sig.1	T13/15	GAIN when 761mVp-p, 100 kHz is entered.	7.38	7.6	7.81	dB
Input clamp voltage	C <sub>10</sub> H	Sig.1	T10	Potential of sink chip of T10 when 761mVp-p is entered.	3.85	4.20	4.55	V
(L) Pin 6 (RGB signal) Input when the base band is entered.								
AMP-GAIN (Low)	G <sub>B</sub> M	Sig.1	T13/15	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	G <sub>B</sub> H	Sig.1	T13/15	GAIN when 761mVp-p, 100 kHz is entered.	7.38	7.6	7.81	dB
Input clamp voltage	C <sub>6</sub> H	Sig.1	T10	Potential of sink chip of T10 when 761mVp-p is entered.	4.0	4.35	4.7	V
(M) Pin 3 (RGB signal) Input when the base band is entered.								
AMP-GAIN (Low)	G <sub>B</sub> M	Sig.1	T13/15	GAIN when 996mVp-p, 100 kHz is entered.	5.05	5.27	5.48	dB
AMP-GAIN (High)	G <sub>B</sub> H	Sig.1	T13/15	GAIN when 761mVp-p, 100 kHz is entered.	7.38	7.6	7.81	dB
Input clamp voltage	C <sub>3</sub> H	Sig.1	T10	Potential of sink chip of T10 when 761mVp-p is entered.	4.0	4.35	4.7	V
(N) GAIN ratio of signals when the base band is selected.								
Base band –AMP-GAIN ratio (1)	ΔB1	Sig.1 Sig.1	T13/15 T17/19	GAIN ratio between G <sub>B</sub> H of (I) and that of (J)	-3	0	3	%
Base band –AMP-GAIN ratio (2)	ΔB2	Sig.1 Sig.1	T13/15 T21/23	GAIN ratio between G <sub>B</sub> H of (I) and that of (K)	-3	0	3	%
Base band –AMP-GAIN ratio	ΔB3	Sig.1 Sig.1	T17/19 T21/23	GAIN ratio between G <sub>B</sub> H of (J) and that of (K)	-3	0	3	%
(O) f characteristics of GAIN (common to all modes and input signals, however, except for Y/C-MIX).								
LPF 6MHz attenuation	F <sub>Y</sub> 6	Sig.1	T13/15	Difference between GAIN and G <sub>Y</sub> H when 761mVp-p, 6MHz is entered.	-0.5	0	+0.5	dB
LPF 10MHz attenuation	F <sub>Y</sub> 10	Sig.1	T13/15	Difference between GAIN and G <sub>Y</sub> H when 761mVp-p, 10MHz is entered.	-0.5	0	+0.5	dB
(P) DC voltage for output mute (common to all modes).								
Pin 13 voltage	V <sub>13</sub>		T13		3.7	4.05	4.4	V
Pin 15 voltage	V <sub>15</sub>		T15		3.7	4.05	4.4	V
Pin 17 voltage	V <sub>17</sub>		T17		3.9	4.25	4.6	V
Pin 19 voltage	V <sub>19</sub>		T19		3.9	4.25	4.6	V
Pin 21 voltage	V <sub>21</sub>		T21		3.9	4.25	4.6	V
Pin 23 voltage	V <sub>23</sub>		T23		3.9	4.25	4.6	V





Continued on next page.

# LA7138M

Continued from preceding page.

Parameter	Symbol	Input signal	Test point	Conditions	Ratings			Unit
					min	typ	max	
* Output DC voltage characteristics at $T_a = 25^\circ\text{C}$ , $V_{CCA} = 9.0$ to $13.0\text{V}$								
Output DC for 4:3	$V_{43}$		T16	For 4:3 mode control (no load)	0	0.01	0.35	V
Output DC for Letter-Box	$V_{LB}$		T16	For the Letter-Box mode control (Load current $500\mu\text{A}$ to flow out)	2.05	2.2	2.35	V
Output DC for squeeze	$V_{SQ}$		T16	For squeeze mode control (Load current $500\mu\text{A}$ to flow out)	4.4	4.7	5.0	V
* Output DC voltage characteristics at $T_a = 25^\circ\text{C}$ , $V_{CCB} = 7.5$ to $8.5\text{V}$								
Output DC for 4:3	$V_{43}$		T16	For 4:3 mode control (no load)	0	0.01	0.35	V
Output DC for Letter-Box	$V_{LB}$		T16	For the Letter-Box mode control (Load current $500\mu\text{A}$ to flow out)	1.90	2.15	2.40	V
Output DC for squeeze	$V_{SQ}$		T16	For squeeze mode control (Load current $500\mu\text{A}$ to flow out)	4.15	4.60	5.00	V

Note) Each of AMP-GAIN and AMP-GAIN ratios is the value when the output pin part shown in the test circuit diagram is inserted.



# LA7138M

## Design Guarantee Items at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Except for Y/C-MIX ( $V_{CCA} = 9.0$ to $13.0\text{V}$ , $V_{CCB} = 7.5$ to $8.5\text{V}$ )						
Channel crosstalk	CT	The signal which becomes 1Vp-p at $f = 4\text{MHz}$ and with the output in C connection is entered in other channels. Measure the magnitude of monitor channel output pins at 4MHz and specify the ratings as a ratio relative to the magnitude of output pin of other channels at 4MHz.		-65	-60	dB
Video S/N ratio	SN	Enter the Y signal with 100% white and apply 3.3V to pin 11. Measure S/N of the output signal. * Refer to Note 1.		-80	-78	dB
Differential gain	DG	Enter the 1Vp-p standard stair step signal (color) to obtain pin 11 = OPEN. Measure the differential gain of the output signal, with the output pin part shown in the measuring circuit diagram inserted.		0.5	2	%
Differential phase	DP	Enter the 1Vp-p standard stair step signal (color) to obtain pin 11 = OPEN. Measure the differential phase of the output signal, with the output pin part shown in the measuring circuit diagram inserted.	-1	0	1	dB
For Y/C-MIX ( $V_{CCB} = 7.5$ to $8.5\text{V}$ )						
Channel crosstalk	CT	The signal which becomes 1Vp-p at $f = 4\text{MHz}$ and with the output in C connection is entered in other channels. Measure the magnitude of monitor channel output pins at 4MHz and specify the ratings as a ratio relative to the magnitude of output pin of other channels at 4MHz.		-65	-60	dB
Video S/N ratio	SN	Enter the Y signal with 100% white and add pin 11 = 3.3V. Measure S/N of the output signal. * Refer to Note 1.		-74	-72	dB
Differential gain	DG	Enter the 761mVp-p standard stair step signal (color) to obtain pin 11 = 3.3V. Measure the differential gain of the output signal, with the output pin part shown in the measuring circuit diagram inserted.		4	5.5	%
Differential phase	DP	Enter the 761mVp-p standard stair step signal (color) to obtain pin 11 = 3.3V. Measure the differential phase of the output signal, with the output pin part shown in the measuring circuit diagram inserted.	-1	0.5	1.5	dB

\* Note 1) Since the noise in IC is dependent on the stability of regulator, it is recommended to connect a  $470\mu\text{F}$  capacitor when the S/N ratio of  $-80\text{dB}$  is to be secured for controls other than Y/C-MIX. To secure the S/N ratio of  $-74\text{dB}$  for Y/C-MIX, set the supply voltage to  $8\text{V}$  ( $V_{CCB}$ ) and apply  $8\text{V}$  also to this pin. (See the test circuit B.)

## Package Dimensions


unit : mm

3112B




# LA7138M

## Block Diagram



# LA7138M

## Test Circuit



777

# LA7138M

## Input/Output form Diagram

Pin No.	Pin name	I/O	Pin voltage	Input/ Output impedance	Function	Equivalent circuit
1	MUTE	I	1.7V	21kΩ	Mute control pin for video signal outputs (Pins 13, 15, 17, 19 and 21). Control can be made with a microcontroller operating on 3.3 to 5.0V power supply.	
2	SIG.SW	I	1.7V	21kΩ	Pin to select the input form of pins 3 and 6 according to the type of input signal (composite/s/component/ base band). Control can be made with a microcontroller operating on 3.3 to 5.0V power supply. Add a 5.1kΩ resistor in series externally.	
3	COMP.IN	I	4.5V	Clamp form	Video signal input pin. Enter the composite signal for input of the composite/S signal. Enter the B-Y or R-Y signal for input of the component signal. For input of the base band, enter any of RGB signals that have a sync signal. (This pin is connected to GND when the S signal is entered.)	
4	SQ.SW	I	2.4V	9.0GΩ	Pin to enter the squeeze information. Control can be made with a microcontroller that operates on 3.3 to 5.0V power supply.	
5	LB.SW	I	2.43V	8.1GΩ	Pin to enter the Letter-Box information. Control can be made with a microcontroller that operates on 3.3 to 5.0V power supply.	
22	COMP.SW	I	2.4V	9.0GΩ	Y/C-MIX ON/OFF control pin. Be sure to set this pin HIGH in cases other than composite/S control of pin 2. Control is possible with a microcontroller operating on 3.3 to 5.0V power supply or through selection of V <sub>CC</sub> /GND on the substrate.	

Continued on next page.

# LA7138M

Continued from preceding page.

Pin No.	Pin name	I/O	Pin voltage	Input/ Output impedance	Function	Equivalent circuit
6	C.IN	I	4.8V	10k $\Omega$	Video signal input pin. Enter the chroma signal for input of composite/S signal. Enter the B-Y or R-Y signal for input of the component signal input. For input of the base band signal, enter any of RGB signals that have a sync signal.	
8	REG	O	8V	1.5k $\Omega$	Pin for the regulator that generates an 8V supply voltage in IC. To use the supply voltage of 12V, connect a collector of the external PNP transistor (see the test circuit A). Since the noise in IC is dependent on the stability of regulator, it is recommended to connect a 470 $\mu$ F capacitor when the S/N ratio of -80dB is to be secured for controls other than Y/C-MIX. To secure the S/N ratio of -74dB for Y/C-MIX, set the supply voltage to 8V ( $V_{CCB}$ ) and apply 8V also to this pin. (See the test circuit B.)	
10	Y.IN	I	4.2V	Clamp form	Video signal input pin. Enter the Y signal for input of composite/S and component signal. For input of the base band signal, enter any of RGB signals that have a sync signal.	
11	AMP.SW	I	2.4V	9.0G $\Omega$	Control pin to select the AMP gain according to the input signal amplitude. Control is possible with a microcontroller that operates on 3.3 to 5.0V power supply as well as through selection of $V_{CC}$ /GND on a substrate.	
12	PNP-B-IN	O	3.4V	4.0G $\Omega$	Base input pin of the external PNP transistor for the 8V regulator. Connect to the transistor in case of the supply voltage of 12V (see the test circuit A). To use the supply voltage of 8V, keep this pin open (see the test circuit B).	

Continued on next page.

# LA7138M

Continued from preceding page.

Pin No.	Pin name	I/O	Pin voltage	Input/ Output impedance	Function	Equivalent circuit
13	Y.OUT1	O	2.7V	11.6Ω	Video signal output pin. Drives the video signal entered in pin 10 by 75Ω. Mute possible with pin 1.	
15	Y.OUT2	O	2.7V	11.6Ω		
17	C.OUT1	O	3.9V	11.6Ω	Video signal output pin. Drives the video signal entered in pin 6 by 75Ω. Mute possible with pin 1.	
19	C.OUT2	O	3.9V	11.6Ω		
21	COMP.OUT1	O	3.57V	11.6Ω	Video signal output pin. Drives the video signal entered in pin 3 by 75Ω. Mute possible with pin 1.	
23	COMP.OUT2	O	3.57V	11.6Ω		
16	C-DC.OUT	O	4.7V	4.1Ω	S1/S2 DC voltage output pin. Outputs 0V for the 4: 3 mode, 2.2V for the Letter-Box mode, and 5V for the squeeze mode. Connect with a 10kΩ resistor after capacitive coupling of chroma signal output.	
9	V <sub>CC</sub> 1	P	12V OR 8.0V		V <sub>CC</sub> for a signal processing circuit. To use the supply voltage of 12V, connect an emitter of external PNP transistor (see the test circuit A). Insert a capacitor of around 47μF between this V <sub>CC</sub> and pin 7.	
20	V <sub>CC</sub> 2	P	8V		V <sub>CC</sub> for the 75Ω drive circuit. Insert a capacitor of around 47μF between this V <sub>CC</sub> and GND of the 75Ω drive circuit. Pay due attention to the layout because the output signal has a substantial amplitude.	
7	GND1	P	0V		GND for the signal processing circuit.	
14	GND2	P	0V		GND of the 75Ω drive circuit (pins 13 and 15). Pay due attention on the layout because the output signal has a substantial amplitude.	
18	GND2B	P	0V		GND of the 75Ω drive circuit (pins 17 and 19). Pay due attention to the layout because the output signal has a substantial amplitude.	
24	GND2A	P	0V		GND of the 75Ω drive circuit (pins 21 and 23). Pay due attention on the layout because the output signal has a substantial amplitude.	

# LA7138M

## Control Pin Function Table

Pin No.	Pin condition	LOW	OPEN	HIGH
Pin 1	Pin voltage	0 to 0.6V	1.55 to 1.75V	2.7 to 5V
	Mute of 75Ω driver	13,17,21 mute	No mute	15,19,23 mute
Pin 2 (Y point)	Pin voltage	0 to 0.6V	1.55 to 1.75V	2.7 to 5V
	Signal input mode select	Composite/S	Base band	Component
Pin 11	Pin voltage	0 to 1V	2.7 to 8V (Note)	
	AMP-GAIN select	6dB	8.5dB	
Pin 22	Pin voltage	0 to 1V	2.7 to 8V (Note)	
	Y/C-MIX Control	Y/C-MIX	Composite	

Note: Do not apply to pins 11 and 22 a voltage higher than the REG & V<sub>CC2</sub> voltages of pins 8 and 20.

\* Do not use Y/C-MIX for cases other than composite/S.

\* For composite, the chroma signal is entered with pin 6 in C connection, the composite signal is entered with pin 3 clamped, and the Y signal is entered with pin 9 clamped. However, for S, Pin 3 has no input.

For component, the B-Y/R-Y signal is entered with pins 3 and 6 clamped to pedestal and the Y signal is entered with pin 10 clamped.

For base band, the RGB signal is entered with pins 3, 6, and 10 clamped.

Do not use Pins 11 and 22 in the OPEN state.

Pin 4	Pin 5	Pin 16 output DC
0 to 1V	0 to 1V	LOW (0V) → 4:3Mode
0 to 1V	2.6 to 5V	MIDDLE (2.5V) → Letter-Box mode
2.6 to 5V	0 to 1V	HIGH (5V) → Squeeze mode
2.6 to 5V	2.6 to 5V	Not allowed

# LA7138M

## Switch conditions

Symbol	Control voltage (Unit: V)						Switch conditions	
	VDC1	VDC2	VDC4	VDC5	VDC11	VDC22	SW1	SW2
I <sub>CC1</sub>	0	0	3.3	0	3.3	3.3	ON	ON
I <sub>CC2</sub>	0	0	3.3	0	3.3	3.3	ON	ON
(A) Pin 10 (Y signal) input when the composite/S is selected.								
G <sub>Y</sub> M	0/3.3	0	*	*	0	3.3	ON/OFF	ON
G <sub>Y</sub> H	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
C <sub>10</sub> H	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
(B) Pin 6 (chroma signal) input when the composite/S is selected.								
G <sub>C</sub> M	0/3.3	0	*	*	0	3.3	ON/OFF	ON
G <sub>C</sub> H	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
C <sub>6</sub> H	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
(C) Pin 3 (composite signal) input when the composite is selected.								
G <sub>S</sub> M1	0/3.3	0	*	*	0	3.3	ON/OFF	ON
G <sub>S</sub> H1	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
C <sub>3</sub> H	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
(D) GAIN ratio of signals when the composite/S is selected.								
G <sub>S</sub> M2	0/3.3	0	*	*	0	0	ON/OFF	ON
G <sub>S</sub> H2	0/3.3	0	*	*	3.3	0	ON/OFF	ON
(E) GAIN ratio of signals when the composite is selected.								
ΔY <sub>C</sub>	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
ΔY <sub>S1</sub>	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
ΔC <sub>S1</sub>	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
(F) GAIN ratio of signals when the S is selected.								
ΔY <sub>S2</sub>	0/3.3	0	*	*	3.3	0	ON/OFF	ON
ΔC <sub>S2</sub>	0/3.3	0	*	*	3.3	0	ON/OFF	ON
(G) Pin 10 (Y signal) input when the component is selected.								
G <sub>Y</sub> M	0/3.3	3.3	*	*	0	3.3	ON/OFF	ON
G <sub>Y</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
C <sub>10</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
(H) Pin 6 (B-Y or R-Y signal) input when the component is selected.								
G <sub>N</sub> M	0/3.3	3.3	*	*	0	3.3	ON/OFF	ON
G <sub>N</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
P <sub>6</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
(I) Pin 3 (B-Y or R-Y signal) input when the component is selected.								
G <sub>N</sub> M	0/3.3	3.3	*	*	0	3.3	ON/OFF	ON
G <sub>N</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
P <sub>3</sub> H	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
(J) GAIN ratio of signals when the component is selected.								
ΔY1	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
ΔY2	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
ΔN	0/3.3	3.3	*	*	3.3	3.3	ON/OFF	ON
(K) Pin 10 (RGB signal) input when the base band is selected.								
G <sub>B</sub> M	0/3.3	*	*	*	0	3.3	ON/OFF	OFF
G <sub>B</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
C <sub>10</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
(L) Pin 6 (RGB signal) input when the base band is selected.								
G <sub>B</sub> M	0/3.3	*	*	*	0	3.3	ON/OFF	OFF
G <sub>B</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
C <sub>6</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
(M) Pin 3 (RGB signal) input when the base band is selected.								
G <sub>B</sub> M	0/3.3	*	*	*	0	3.3	ON/OFF	OFF
G <sub>B</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
C <sub>3</sub> H	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF

\*: Any condition

Continued on next page.

# LA7138M

Continued from preceding page.

Symbol	Control voltage (Unit: V)						Switch conditions	
	VDC1	VDC2	VDC4	VDC5	VDC11	VDC22	SW1	SW2
(N) GAIN ratio of signals when the base band is selected								
$\Delta B1$	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
$\Delta B2$	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
$\Delta B3$	0/3.3	*	*	*	3.3	3.3	ON/OFF	OFF
(O) f characteristics of GAIN (common to all modes and input signals, however, except for Y/C-MIX)								
F $\gamma$ 6	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
F $\gamma$ 10	0/3.3	0	*	*	3.3	3.3	ON/OFF	ON
(P) DC voltage for output mute (common to all modes)								
V <sub>13</sub>	0	*	*	*	0/3.3	0/3.3	ON	*
V <sub>15</sub>	3.3	*	*	*	0/3.3	0/3.3	ON	*
V <sub>17</sub>	0	*	*	*	0/3.3	0/3.3	ON	*
V <sub>19</sub>	3.3	*	*	*	0/3.3	0/3.3	ON	*
V <sub>21</sub>	0	*	*	*	0/3.3	0/3.3	ON	*
V <sub>23</sub>	3.3	*	*	*	0/3.3	0/3.3	ON	*
(Q) Output DC voltage characteristics								
V <sub>43</sub>	*	*	0	0	0/3.3	0/3.3	*	*
V <sub>LB</sub>	*	*	0	3.3	0/3.3	0/3.3	*	*
V <sub>SQ</sub>	*	*	3.3	0	0/3.3	0/3.3	*	*

\*: Any condition

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 2006. Specifications and information herein are subject to change without notice.