**TENTATIVE** 

TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

# T B 6 2 7 1 5 F N


## 8 BIT SHIFT REGISTER, LATCHES & CONSTANT CURRENT DRIVERS

The TB62715FN is specifically designed for LED and LED DISPLAY constant current drivers.

This constant current output circuits is able to set up external resistor (IOUT = 70~150 mA).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 8 bit shift register, latch, AND-GATE & Constant Current Drivers.



Weight: 0.14 g (Typ.)

#### **FEATURES**

• Constant Current Output : Can set up all output current with one resistor for 80 to 150 mA.

Constant Output Current Matching :

HIGH / LOW	OUTPUT-GND VOLTAGE	CURRENT MATCHING (BIT)	CURRENT MATCHING (LOT)	OUTPUT CURRENT (MAX.)	
"L"	≧ 0.7 V	±6.0%	± 15.0%	2~70 mA	
"H"	≧ 1.0 V	± 6.0%	± 15.0%	50~150 mA	

Maximum Clock Frequency: f<sub>CLK</sub> = 15 MHz

(Cascade Connected Operate, Topr = 25°C)

5 V C-MOS Compatible Input

Package: SSOP20-P-225-0.65A

■ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


■ The products described in this document are subject to the foreign exchange and foreign trade laws.

■ The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


■ The information contained herein is subject to change without notice.

1999-03-16 1/11

### PIN CONNECTION (TOP VIEW)



#### **BLOCK DIAGRAM**




## TRUTH TABLE

CLOCK	/LATCH	/ ENABLE	SERIAL-IN	OUT0 ··· OUT5 ··· OUT7	SERIAL-OUT
UP	Н	L	D <sub>n</sub>	D <sub>n</sub> D <sub>n - 5</sub> D <sub>n - 7</sub>	D <sub>n - 7</sub>
UP	L	L	D <sub>n + 1</sub>	No Change	D <sub>n</sub> – 6
UP	Н	L	D <sub>n + 2</sub>	$D_{n+2} \cdots D_{n-3} \cdots D_{n-5}$	D <sub>n - 5</sub>
DOWN	X	L	D <sub>n + 3</sub>	D <sub>n + 2</sub> ··· D <sub>n - 3</sub> ··· D <sub>n - 5</sub>	D <sub>n - 5</sub>
DOWN	Х	Н	D <sub>n + 3</sub>	Off	D <sub>n - 5</sub>

(Note) OUT0 $\sim$ OUT7 = on in case of D<sub>n</sub> = H level and OUT0 $\sim$ 7 = off in case of D<sub>n</sub> = level. A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

1999-03-16 2/11

### **TIMING DIAGRAM**



(Note) Latches are level sensitive, not rising edge sensitive and not syncronus CLOCK.

Input of LATCH-terminal to H Level, data passes latches, and input to L level, data hold latches.

Input of ENABLE-terminal to H level, all output (OUT0~7) do off.


### **TERMINAL DISCRIPTION**

PIN No.	PIN NAME	FUNCTION
5	HIGH / LOW	It is the terminal which does switching for the big current/low current.
6, 15	POWER-GND	GND terminal for current output.
1	LOGIC-GND	GND terminal for control logic.
2	SERIAL-IN	Input terminal of a serial-data for shift-register.
3	CLOCK	Input terminal of a clock for data shift to up-edge.
4	/LATCH	Input terminal of a data strobe. Latches passes data with "H" level input of LATCH-terminal, and hold data with "L" level input.
7~10, 11~14	OUT0~7	Output terminals.
16	/ ENABLE	Input terminal of output enable. All outputs (OUT0~7) do off with "H" level input of ENABLE-terminal, and do on with "L" level input.
18	SERIAL-OUT1	シリアルデータの出力端子です。
17	SERIAL-OUT2	Output terminal of a serial-data for next SERIAL-IN terminal.
19	R-EXT	Input terminal of connects with a resister for to set up all output current.
20	$V_{DD}$	5 V Supply voltage terminal.


1999-03-16 3/11

# **EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS**


## 1. / ENABLE terminal




# 3. CLOCK, SERIAL-IN terminal



## 2. / LATCH terminal



## 4. SERIAL-OUT terminal



1999-03-16 4/11

## **MAXIMUM RATINGS** (Ta = $25^{\circ}$ C)

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Supply Voltage	$V_{DD}$	0~ + 7.0	V	
Input Voltage	VIN	-0.4~V <sub>DD</sub> + 0.4	V	
Output Current	Ja	+ 150 (HIGH/LOW = "H")	mA / ch	
Output Current	lout	+70 (HIGH/LOW = "L")	mA/cn	
Output Voltage	Vout	-0.5~ + 17.0	٧	
Clock Frequency	f <sub>CLK</sub>	15	MHz	
GND Terminal Current	IGND	1200	mA	
Power Dissipation	P <sub>D1</sub>	FN-type : 0.71 (FREE AIR, $Ta = 25^{\circ}C$ )		
Power Dissipation	P <sub>D2</sub>	FN-type : 0.96 (ON PCB, Ta = 25°C)	] **	
Thermal Resistance	R <sub>th</sub> (j-a) 1	175 (FREE AIR)	96 (10)	
Thermal Resistance	Rth (j-a) 2	130 (ON PCB)	°C/W	
Operating Temperature	7		°C	
Storage Temperature	T <sub>stg</sub>	− 55~ + 150	°C	

(Note) FN type : Ambient temperature delated above 25°C in the proportion of 7.69 mW/°C Condition = On PCB (50  $\times$  50  $\times$  1.6 mm Cu = 40%)

## **RECOMMENDED OPERATING CONDITION** (Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	
Supply Voltage	$V_{ m DD}$		4.5	5.0	5.5	V	
Output Voltage	VOUT		_	_	15.0	V	
	<sup>I</sup> OUT1	DC 1 circuit (HIGH/LOW = "H")	50	_	130	m A / sh	
Output Current	<sup>I</sup> OUT2	DC 1 circuit (HIGH/LOW = "L")	2	_	60	mA / ch	
	<sup>Т</sup> ОН	SERIAL-OUT1, 2 — — — 1.			- 1.0	mA	
	<sup>I</sup> OL	SERIAL-OUT1, 2	_	_	1.0	IIIA	
Input Voltage	$V_{IH}$		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	>	
input voitage	$V_{IL}$		- 0.3	_	0.3V <sub>DD</sub>		
LATCH Pulse Width	tw LAT		100	_	_	ns	
CLOCK Pulse Width	<sup>t</sup> w CLK		50	_	_	ns	
ENABLE Pulse Width	t <sub>w EN</sub>	V <sub>DD</sub> = 4.5~5.5 V	1000	_	_	ns	
Set-up Time for DATA	t <sub>setup</sub> (D)		60	_	_	ns	
Hold Time for DATA	<sup>t</sup> hold (D)		20	_	_	ns	
Set-up Time for LATCH	t <sub>setup</sub> (L)		100	_	_	ns	
Hold Time for ENABLE	thold (L)		60	_	_	ns	
Clock Frequency	fCLK	$V_{DD} = 4.5 \sim 5.5 \text{ V},$ Cascade Operation	10.0		_	MHz	
Power Dissipation	PD	Ta = 85°C (FN-type On PCB)	_	_	0.50	W	

1999-03-16 5/11

## **ELECTRICAL CHARACTERISTICS** (Ta = 25°C unless otherwise noted)


CHARA	CTERISTIC	SYMBOL	YMBOL CIR- CUIT CONDITION		MIN.	TYP.	MAX.	UNIT		
Input	"H" Level	$V_{IH}$	1		_	0.7V <sub>DD</sub>		$V_{DD}$	٧	
Voltage	"L" Level	$V_{IL}$	•		_	GND	1	0.3V <sub>DD</sub>		
Output I Current	-eakage	ЮН	1	V <sub>OH</sub> = 15.0 V			_	10	μΑ	
Output	SERIAL	Voн	1	$I_{OH} = -1.0  \text{m}$	ıA		_	0.4	v	
Voltage	-OUT1, 2	$v_{OL}$	ı	$I_{OL} = +1.0 \text{ m}$	Α	4.6	_	_	\ \ \ \ \ \	
Output (	Current 1	<sup>I</sup> OL1	1	V <sub>CF</sub> = 0.7 V	$R_{EXT} = 520 \Omega$ ,	31.7	37.5	43.1	mΑ	
Cu	ırrent Skew	dI <sub>OL1</sub>	,	VCE = 0.7 V	HIGH/LOW = "L"	_	± 1.5	± 6.0	%	
Output 0	Current 2	lOL2	1	V <sub>CE</sub> = 1.0 V	$R_{EXT} = 160 \Omega$ ,	104.0	123.0	141.4	mΑ	
Cu	ırrent Skew	dI <sub>OL2</sub>	'	VCE = 1.0 V	HIGH/LOW = "H"	_	± 1.5	± 6.0	%	
Supply Voltage		%/V <sub>DD</sub>	1	Ta = −40~+85°C			+ 1.5	+ 5.0	% / <b>V</b>	
Pull-up F	Resistor	R <sub>IN</sub> (up)	1			100	200	400	kΩ	
Pull-dow	n Resistor	RIN (down)				100	200	400	K77	
		DD (off) 1		R <sub>EXT</sub> = OPEN OUT0~7 = off			1.0	2.0		
Supply	"OFF"	IDD (off) 2		$R_{EXT} = 260 \Omega$	_	10.0	15.0			
Supply Current		IDD (off) 3	1		$OUT0\sim7 = off$	_	16.0	21.0	mΑ	
Carrent	"ON" DD (on) 1			$OUT0\sim7 = on$	_	23.1	40.5			
		IDD (on) 2		$R_{EXT} = 160 \Omega$	$OUT0\sim7 = on$		33.0	62.1		

## **SWITCHING CHARACTERISTICS** (Ta = 25°C unless otherwise noted)


CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	CONDITION	MIN.	TYP.	MAX.	UNIT
B	SIN-OUTn					500	1000	
Propagation	LATCH-OUTn				_	500	1000	
Delay Time ("L" To "H")	ENABLE-OUTn	t <sub>pLH</sub>	2		_	500	1000	ns
( L 10 H )	CLK-SOUTn			$V_{DD} = 5.0 \text{ V}$ $V_{CE} = 1.0 \text{ V}$ $V_{IH} = V_{DD},$ $V_{IL} = \text{GND}$ $R_{EXT} = 260 \Omega,$ $R_{L} = 32 \Omega$	_	30	70	<b>   </b>
B	SIN-OUTn				_	500	1000	
Propagation	LATCH-OUTn		2		_	500	1000	
Delay Time ("H" To "L")	ENABLE-OUTn	t <sub>pHL</sub>			_	500	1000	
(	CLK-SOUTn				_	30	70	
Pulse Width	CLK	tw CLK, /CLK tw LAT, /LAT	2		_	20	30	
Puise Width	LATCH			I <sub>OUT</sub> = 125 mA,	_	10	25	ns
Set-Up Time for	L-H	t <sub>setupLAT</sub>		2 C <sub>L</sub> = 10.5 pF t <sub>or</sub> : 10% to 90%	_	25	50	
LATCH / SIN	H-L	& SIN			_	25	50	ns
Hold Time for	L-H	thold	2		_	0	15	
LATCH / SIN	H-L	LAT/SIN		t <sub>pLH</sub> : 50% to 10%	_	0	15	ns
Maximum CLOCK Rise Time		t <sub>r</sub>	2	t <sub>pHL</sub> : 50% to 90%	_	_	10	μs
Maximum CLOCK Fall Time		t <sub>f</sub>	2		_	_	10	μ5
Output Rise Time		tor	2		300	600	1000	ns
Output Fall Time		t <sub>of</sub>	2		300	600	1000	ns

1999-03-16 6/11

# TEST CIRCUIT DC characteristic




## AC characteristic




1999-03-16 7/11

### **TIMING WAVEFORM**


## 1. CLOCK-SERIAL OUT, OUTn




## 2. CLOCK-/LATCH





## 3. / ENABLE-OUTn




1999-03-16 8/11








## LED DRIVER TB6270X SERIES APPLICATION NOTE





1999-03-16 9/11

### TOTAL SUPPLY VOLTAGE (VLED)

This device can operate  $0.7 \sim 1.0 \text{ V}$  (VO).

When a higher voltage is input to the device, the excess voltage is consumed inside the device, that leads to power dissipation.

In order to minimize power dissipation and loss, we would like to recommend to set the total supply voltage as shown below,

V<sub>LED</sub> (total supply voltage) = V<sub>CE</sub> (Tr V<sub>sat</sub>) + V<sub>f</sub> (LED Forward voltage) + V<sub>O</sub> (IC supply voltage)


When the total supply is too high considering the power dissipation of this device, an additional R can decrease the supply voltage.

$$R = \frac{V_{LED} - V_{f(LED)} - V_{O}(Min.)}{I_{O}(Max.) \times BIT(Max.)}$$

#### PATTERN LAYOUT

This device owns only one ground pin that means signal ground pin power ground pin are common. If ground pattern layout contains large inductance and impedance, and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5 V by switching noise in operation, this device may miss-operated. So we would like you to pay attention to pattern layout to minimize inductance.


#### **APPLICATION CIRCUIT**





1999-03-16 10/11

## OUTLINE DRAWING SSOP20-P-225-0.65A

Unit: mm







Weight: 0.14 g (Typ.)

1999-03-16 11/11