ASSP For Power Management Applications (Secondary battery)

DC/DC Converter IC for Charging

MB3832A

■ DESCRIPTION

The MB3832A is a pulse width modulation (PWM) DC/DC converter IC, incorporating a current detector amplifier and error amplifiers (2 circuits) to control the output voltage and current independently. It is suitable for down-conversion.

With an on-chip reference voltage generator, the MB3832A is best suited for use in applications such as lithium-ion battery (1-cell to 3-cell) chargers.


■ FEATURES

• High precision reference voltage source: 2.5 V ± 0.5% (+25°C)

: $2.5 \text{ V} \pm 1.0\% \text{ (}-10^{\circ}\text{C to } +85^{\circ}\text{C)}$


- High frequency operating capability: 500 kHz Max.
- Wide operating supply voltage range: 3.6 V to 18 V
- On-chip current detector amplifier with wide in-phase input voltage range: 0 V to Vcc
- · On-chip standby function
- On-chip triangular waveform oscillator capable of operating in external synchronization
- On-chip, timer-latch short-circuit protection circuit
- Internal totem-pole output stage supporting P-channel MOS FETs and PNP transistors

■ PACKAGE





■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin no.	Pin name	I/O	Descriptions
1	VREF	0	Reference voltage output terminal
2	RT	_	Connection terminal for triangular wave frequency setting resistor
3	СТ	_	Connection terminal for triangular wave frequency setting capacitor
4	SYNC	I	External synchronous signal input terminal
5	CSCP	_	Connection terminal for time constant setting capacitor for timer-latch short-circuit protection circuit
6	FBI	0	Error amplifier 1 output terminal
7	-IN1	I	Error amplifier 1 inverted input terminal
8	+IN1	I	Error amplifier 1 non-inverted input terminal
9	-INC	I	Current detector amplifier inverted input terminal
10	+INC	I	Current detector amplifier non-inverted input terminal
11	GND	_	Ground terminal
12	COUT	0	Current detector amplifier output terminal
13	+IN2	I	Error amplifier 2 non-inverted input terminal
14	-IN2	I	Error amplifier 2 inverted input terminal
15	FB2	0	Error amplifier 2 output terminal
16	DTC	I	Connection terminal for dead time/soft start time setting resistor/capacitor
17	CTL	I	Power supply control input terminal "H" level: Active state "L" level: Standby state
18	Vcc	_	Power supply terminal
19	OUT	0	Totem-pole output terminal
20	VE	_	Connector terminal for output sink current setting resistor

I: Input pin, O: Output pin

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	Unit		
raiailletei	Syllibol	Condition	Min	Max	Offic	
Power supply voltage	Vcc	_	_	20	V	
Control input voltage	Vctl	_	_	20	V	
Output current	lo	OUT terminal, DC	_	50	mA	
Peak output current	lo	OUT terminal, Duty ≦ 5%	_	600	mA	
Allowable dissipation	P _D	Ta ≦ +25°C	_	540*	mW	
Storage temperature	Tstg	_	<i>–</i> 55	+125	°C	

^{*:} When mounted on a 10 cm-square dual-sided epoxy base board

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Devementes	Symbol Condition			l lni4		
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power supply voltage	Vcc	_	3.6	16	18	V
Reference voltage output current	lor	_	-1	_	0	mA
Input voltage	Vin	+IN1, -IN1, +IN2, -IN2 terminal	0	_	Vcc - 0.9	V
		+INC, -INC terminal	0	_	Vcc	V
Control input voltage	VстL	CTL terminal	0	_	18	V
SYNC input voltage	Vsync	SYNC terminal	0	_	Vcc	V
Output current	lo	OUT terminal, DC	_	_	30	mA
Oscillator frequency	fosc	_	10	200	500	kHz
Timing capacitance	Ст	_	100	390	2200	pF
Timing resistance	Rт	_	8.2	12	51	kΩ
Short detection capacitance	CSCP	_	_	0.1	1.0	μF
Operating temperature	Та	_	-30	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(Vcc = 16 \text{ V}, Ta = +25^{\circ}C)$

	(Vcc = 16 V, Ta = +25							23 C)
	Parameter		Pin	Condition	Value			Unit
		Symbol	no.	Condition	Min	Тур	Max	0
				Ta = +25°C	2.4875	2.50	2.5125	V
	Output voltage	Vref	1	$Ta = -10^{\circ}C \text{ to } +85^{\circ}C$	2.475	2.50	2.525	V
Reference				$Ta = +25^{\circ}C \text{ to } +85^{\circ}C$	2.480	2.50	2.520	V
voltage block	Input stability	Line	1	Vcc = 3.6 V to 18 V	_	1	10	mV
(Ref)	Load stability	Load	1	$I_{REF} = 0 \text{ mA to } -1 \text{ mA}$	_	3	10	mV
	Short circuit output current	los	1	VREF = 0 V	-36	-16	-7	mA
	Throohold voltage	Vтн	16	Vcc terminal	_	2.8	3.1	V
Under voltage	Threshold voltage	VTL	16	Vcc terminal	2.3	2.6	_	V
lockout circuit block (UVLO)	Hysteresis width	Vн	16	Vcc terminal	80	200	_	mV
, ,	Reset voltage	Vrst	19	Vcc terminal	1.7	2.1	_	V
Short	Detection voltage	Vтн	5	FB terminal	2.0	2.1	2.2	V
detection	Threshold voltage	Vтн	5	CSCP terminal	0.65	0.70	0.75	V
block	Input standby voltage	Vsтв	5	CSCP terminal	_	50	100	mV
(SCP Comp,	Input latch voltage	Vı	5	CSCP terminal	_	50	100	mV
S-R Latch)	Input source current	ICSCP	5	CSCP terminal	-1.4	-1.0	-0.6	μΑ
Triongulor	Oscillator frequency	fosc	19	$C_T = 330 \text{ pF},$ $R_T = 12 \text{ k}\Omega$	190	200	210	kHz
Triangular wave	Frequency input stability	Δf/f	19	Vcc = 3.6 V to 18 V	_	1	5	%
oscillator	SYNC input condition	ViH	19	Input "H" level	2.0	_	_	V
block (OSC)		VIL	19	Input "L" level	0		0.8	V
	Input current	Isync	4	Vsync = 5 V	_	50	100	μΑ
	Input offset voltage	Vio	8, 7, 13, 14	V _{FB} = 1.6 V	-3	_	3	mV
	Input bias current	Ів	8, 7, 13, 14	V _{FB} = 1.6 V	-200	– 50	_	nA
-	Common mode input voltage range	Vсм	8, 7, 13, 14	_	0		Vcc - 0.9	V
Error amplifier (Error	Common mode rejection ratio	CMRR	6, 15	_	60	100	_	dB
Amp.1, 2)	Voltage gain	A٧	6, 15	DC	60	100	_	dB
	Frequency bandwidth	BW	6, 15	$A_V = 0 dB$	_	750*	_	kHz
	Maximum output	V _{ом} +	6, 15	_	2.5	2.7	_	V
	voltage width	V _{ом} -	6, 15	_	_	0.8	1.0	V
	Output source current	Іом⁻	6, 15	V _{FB} = 1.6 V	_	-120	-60	μΑ
	Output sink current	Іом+	6, 15	V _{FB} = 1.6 V	0.6	2.0	_	mA

^{*:} Standard design value

(Continued)

(Continued)

 $(Vcc = 16 \text{ V}, Ta = +25^{\circ}C)$

Dawn		Symbol	Pin Condition			Value		
	Parameter		no.	Condition	Min	Тур	Max	Unit
	Input offset voltage	Vio	10, 9	V _{+INC} , V _{-INC} = 2.4 V to 12.6 V	-2	_	2	mV
		I+INC	10	V+INC = 12.7 V, V-INC = 12.6 V	_	1	2	μА
	Input bias current	I-INC	9	V+INC = 0.1 V, V-INC = 0 V	-2	-1	_	μА
		V _{O1}	12	V+INC = 12.7 V, V-INC = 12.6 V	2.25	2.5	2.75	V
	Output voltage	V _{O2}	12	V+INC = 12.8 V, V-INC = 12.6 V	4.5	5.0	5.5	V
Current	Output voltage	Vоз	12	V+INC = 0.1 V, V-INC = 0 V	2.25	2.5	2.75	V
detector amplifier block		V _{O4}	12	V+INC = 0.2 V, V-INC = 0 V	4.5	5.0	5.5	V
(Current Amp.)	Common mode input voltage range	Vсм	10, 9	_	0	_	Vcc	V
	Common mode rejection ratio	CMRR	12	V _{+INC} , V _{-INC} = 2.4 V to 12.6 V	60	90	_	dB
	Voltage gain	Av	12	V-INC = 12.6 V	22.5	25	27.5	V/V
	Frequency bandwidth	BW	12	Av = 0 dB	_	500*	_	kHz
	Output resistance	Ro	12	f = 10 kHz	_	20*	_	Ω
	Maximum output voltage width	V _{ОМ} +	12	_	Vcc - 2.0	Vcc - 1.6	_	V
		Vом-	12	_	_	50	200	mV
	Output source current	Іом-	12	Vсоит = 2.5 V	_	-7	-2	mA
	Output sink current	Іом+	12	Vсоит = 2.5 V	60	170	_	μΑ
	Throshold voltage	V _{T0}	19	Duty cycle = 0 %	1.2	1.3	_	V
PWM	Threshold voltage	V _{T100}	19	Duty cycle = 100 %	_	1.9	2.0	V
comparator	Input bias current	Іртс	16	V _{DTC} = 0.4 V	-1.0	-0.2	_	μΑ
block (PWM	Latch mode input current	Іртс	16	V _{DTC} = 2.5 V	270	900	_	μА
Comp.)	Input latch voltage	VDTC	16	Ιστο = 100 μΑ	_	0.15	0.3	V
	ON duty cycle	Dtr	19	VDTC = VREF/1.56	43	48	53	%

(Continued)


(Continued)

 $(Vcc = 16 \text{ V}, Ta = +25^{\circ}C)$


Parameter		0	Pin Condition	Value			Linit	
	Parameter	Symbol	no.	Condition	Min Typ		Max	Unit
	Output on resistance	Ron	19	lo = −50 mA	_	5	8	Ω
	Output sink current	lo	19	Rε = 33 Ω	18	30	42	mA
	Output voltage	Vон	19	Io = -300 mA	12.5	14	_	V
	Output voltage	Vol	19	Io = 300 mA	_	1.2	1.8	V
Output block (OUT) Control-off output	Control-off output	Rout1	19	V _{CTL} = 0 V, V _{REF} = 2.5 V, I _O = -50 mA	_	5	8	Ω
	resistance	Rout2	19	$\begin{aligned} &V_{\text{CTL}} = 0 \ V, \\ &V_{\text{REF}} = 0 \ V, \\ &I_{0} = -10 \ \mu A \end{aligned}$	70	100	130	kΩ
	CTL input condition	Von	1	IC is active state	2.0	_	18	V
Control block		Voff	1	IC is standby state	0	_	0.8	V
(CTL)	Input current	Іін	17	Vctl = 5 V	_	100	200	μΑ
		Iı∟	17	Vctl = 0 V	-1	0	_	μΑ
Conoral	Standby current	Iccs	18	Vctl = 0 V	_	_	10	μΑ
General	Power supply current	Icc	18	Output "H"	_	4.6	7.0	mA


^{*:} Standard design value

■ TYPICAL CHARACTERISTICS




(Continued)





(Continued)



■ FUNCTIONAL DESCRIPTION

1. Switching Regulator Functions

(1) Reference voltage circuit (Ref)

The reference voltage generator uses the voltage supplied from the Vcc terminal (pin 18) to generate a temperature-compensated, stable voltage (about 2.50 V) as the reference supply voltage for the IC's internal circuitry.

The reference voltage can be output, up to 1 mA, to an external device through the VREF terminal (pin 1).

(2) Triangular wave oscillator (OSC)

The triangular wave oscillator generates a triangular waveform with a timing capacitor and a timing resistor respectively connected to the CT terminal (pin 3) and RT terminal (pin 2).

The triangular wave is input to the PWM comparator in the IC while it can also be supplied to an external device through the CT terminal. In addition, the oscillator can be used for external synchronization, where it generates a triangular wave synchronous to the input signal from the SYNC terminal (pin 4).

(3) Error amplifiers (Error Amp. 1, 2)

The error amplifiers detect the output voltage from the switching regulator and outputs the PWM control signal. It supports a wide range of in-phase inputs from 0 V to "Vcc - 0.9 V". An arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the FB1 terminal (pin 6) [FB2 terminal (pin 15)] to the –IN1 terminal (pin 7) [–IN2 terminal (pin 14)] of the error amplifier, enabling stable phase compensation to the system.

(4) Current detector amplifier (Current Amp.)

The current detector amplifier provides $25 \times$ amplification of the voltage drop between the two ends of the output sensor resistor (RS) in the switching regulator, that occurs due to the flow of the charging current. At the same time, the amplifier converts the voltage to the GND-reference voltage level and outputs it to the COUT terminal (pin 12). It can also control the charging current in combination with the error amplifier circuit.

(5) Power control circuit (CTL)

The power control circuit can control turning on and off the power supply through the CTL terminal (pin 17). (Supply current in standby mode: About 0 µA)

Depending on the voltage level of the PWM Comp. input terminal, the OUT terminal (pin 19) may become "L" level during discharging of the VREF voltage after the CTL terminal is turned off with a capacitor connected to the VREF terminal. The power control circuit contains a function for fixing the OUT output terminal to the "H" level when CTL = "L" and VREF = "H", preventing inadvertent "L" level output after turning the CTL terminal off.

(6) PWM comparator circuit (PWM Comp.)

The PWM comparator circuit is a voltage-pulse width converter for controlling the output duty of the error amplifiers (Error Amp. 1, 2) depending on their output voltage.

The PWM comparator circuit turns on the external output transistor during the interval in which the triangular wave voltage level is lower than the voltage level at both of the error amplifier output terminals (FB1 terminal (pin 6), FB2 terminal (pin 15)) and the DTC terminal (pin 16).

(7) Output circuit (Out)

The output circuit uses a totem-pole configuration, capable of driving an external P-channel MOS FET and PNP transistor. It can also control the output sink current with a resistor connected between the VE terminal (pin 20) and the GND terminal (pin 11).

2. Protection Functions

(1) Low input voltage malfunction preventive circuit (ULVO)

The transient state or a momentary decrease in supply voltage, which occurs when the power supply is turned on, may cause errors in the control IC, resulting in breakdown or degradation of the system. The low input voltage malfunction preventive circuit detects the internal reference voltage level according to the supply voltage and turn off the external output transistor to make dead time 100%. The circuit restores voltage supply when the supply voltage reaches its threshold voltage.

(2) Timer-latch short-circuit protection circuit (SCP Comp., SR Latch)


The latch circuit detects the output voltage levels of the error amplifiers. When the output voltage levels of the two error amplifiers reach about 2.1 V at the same time, the timer circuit is actuated to start charging the external capacitor connected to the CSCP terminal (pin 5). If the error amplifier outputs are not restored to the normal voltage range before the capacitor voltage reaches about 0.7 V, the latch circuit is actuated to fix the output terminals (OUT) at the "H" level. To reset the actuated protection circuit, turn the power supply on back.

■ METHOD OF SETTING FOR EXTERNAL SYNCHRONOUS OSCILLATION

For external synchronous oscillation, connect a timing capacitor (C_T), a timing resistor (R_T), and an external sync signal to the CT, RT, and SYNC terminals, respectively.


In this case, select the C_T and R_T so that the oscillation frequency is 5% to 10% lower than the frequency of the external synchronous signal excluding the setting error of the oscillation frequency.

The duty cycle (t1/t) of the external sync signal must be set within a range from 10% to 90%.



■ TREATMENT OF UNUSED CSCP PIN

When the timer-latch short-circuit protection circuit is not used, connect the CSCP terminal (pin 5) to the GND at the shortest distance.



■ OSCILLATOR FREQUENCY SETTING

The oscillator frequency can be set by connecting a timing capacitor (C_T) to the CT terminal (pin 3) and a timing resistor (R_T) to the RT terminal (pin 2).

Oscillator frequency: fosc

$$\text{fosc (kHz)} \doteq \frac{936000}{\text{CT(pF)} \ {}^{\bullet} \ \text{RT(k}\Omega)}$$


■ METHODS OF SETTING THE DEAD TIME


When the device is set for step-up inverted output based on the flyback method, the output transistor is fixed to a full-ON state (ON duty = 100%) when the power supply is turned on. To prevent this problem, you may determine the voltage at the DTC terminal (pin 16) from the V_{REF} voltage so you can set the output transistor's dead time (maximum ON-duty period) as shown in Figure a below.

When the voltage at the DTC terminal (pin 16) is higher than the triangular wave output voltage from the oscillator, the output transistor is turned off. The dead time calculation formula assuming that triangular wave amplitude = 0.6 V and triangular wave minimum voltage = 1.3 V is given below.

0.6 V and triangular wave minimum voltage
$$\rightleftharpoons$$
 1.3 V is given below. Duty (ON) $\rightleftharpoons \frac{V_{dt} - 1.3 \text{ V}}{0.6 \text{ V}} \times 100 \text{ [%]}, V_{dt} = \frac{R_2}{R_1 + R_2} \times V_{REF}$

When the DTC terminal is not used, connect it directly to the VREF terminal.





■ METHODS OF SETTING THE SOFT START TIME

To prevent surge currents when the IC is turned on, you can set a soft start using the DTC terminal (pin 16).

When power is switched on, the current begins charging the capacitor (Cdt) connected the DTC terminal. The soft start process operates by comparing the soft start setting voltage, which is proportional to the DTC terminal voltage, with the triangular waveform, and varying the ON-duty of the OUT terminal (pin 19).

The soft start time until the ON duty reaches 50 % is determined by the following equation:

For figure c


Soft start time (time until output ON duty = 50%)

ts (s) = Cdt (F) × Rdt (
$$\Omega$$
) × In(1 – 1.6/2.5) \Rightarrow 1.022 × Cdt (F) × Rdt (Ω)


For figure d

Soft start time (time until output ON duty = 50%)


$$ts\;(s) = -\;\frac{C_{dt}\;(F)\times R_1\;(\Omega)\times R_2\;(\Omega)}{R_1\;(\Omega)+R_2\;(\Omega)} \quad \times ln\;(1-\;\frac{1.6\;(R_1\;(\Omega)+R_2\;(\Omega))}{2.5R_2\;(\Omega)}\;)$$




■ EQUIVALE CIRCUIT (CTL, SYNC terminal)




■ APPLICATION EXAMPLE (Step-down scheme)



■ REFERENCE DATA



Soft start operation waveforms




■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage
 - Applying a negative voltage of -0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB3832APFV	20-pin Plastic SSOP (FPT-20P-M03)	

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0308

© FUJITSU LIMITED Printed in Japan