## FAN4174／FAN4274

## Single and Dual Ultra－Low Cost，Rail－to－Rail I／O， CMOS Amplifiers

## Features

200 $\mu \mathrm{A}$ supply current per amplifier
■ 3．7MHz bandwidth
■ Output swing to within 10 mV of either rail
－Input voltage range exceeds the rails
－3V／us slew rate
－ $25 \mathrm{nV} / \mathrm{NHz}$ input voltage noise
－Replaces KM4170 and KM4270
－FAN4174 competes with OPA340 and TLV2461； available in lead（Pb）free SC70－5 and SOT23－5 packages
－FAN4274 competes with OPA2340 and TLV2462； available in lead（ Pb ）free MSOP－8 package
■ Fully specified at +2.7 V and +5 V supplies

## Applications

－Portable／battery－powered applications
■ PCMCIA，USB
■ Mobile communications，cellular phones，pagers
－Notebooks and PDA＇s
－Sensor interface
－A／D buffer
－Active filters
－Signal conditioning
－Portable test instruments

## Typical Application Diagram



## Description

The FAN4174（single）and FAN4274（dual）are ultra－low cost， voltage feedback amplifiers with CMOS inputs that consume only $200 \mu \mathrm{~A}$ of supply current per amplifier while providing $\pm 33 \mathrm{~mA}$ of output short circuit current．These amplifiers are designed to operate from 2.5 V to 5 V supplies．The common mode voltage range extends beyond the negative and positive rails．

The FAN4174 and FAN4274 are designed on a CMOS process and provide 3.7 MHz of bandwidth and $3 \mathrm{~V} / \mu$ s of slew rate at a supply voltage of 5 V ．The combination of low power，rail－to－rail performance，low voltage operation，and tiny package options make this amplifier family well suited for use in many general purpose and battery powered applications．


FAN4174 Pin Configurations


SC70


FAN4274 Pin Configuration


FAN4174 Pin Assignments

| Pin\# | Pin | Description |
| :---: | :---: | :--- |
| 1 | OUT | Output |
| 2 | - Vs | Negative Supply |
| 3 | + IN | Positive Supply |
| 4 | - IN | Negative Input |
| 5 | + Vs | Positive Supply |

FAN4274 Pin Assignments

| Pin\# | Pin | Description |
| :---: | :---: | :--- |
| 1 | OUT1 | Output, Channel 1 |
| 2 | - IN1 | Negative Input, Channel 1 |
| 3 | + IN1 | Positive Input, Channel 1 |
| 4 | - Vs | Negative Supply |
| 5 | + IN2 | Positive Input, Channel 2 |
| 6 | - IN2 | Negative Input, Channel 2 |
| 7 | OUT2 | Output, Channel 2 |
| 8 | + Vs | Positive Supply |

Reliability Information

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10s) |  |  | +300 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance $\left(\boldsymbol{\theta}_{\mathrm{JA}}\right), 5$ Lead SOT23 ${ }^{1}$ |  | 256 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance $\left(\boldsymbol{\theta}_{\mathrm{JA}}\right), 5$ Lead SC70 ${ }^{1}$ |  | 331 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance $\left(\boldsymbol{\theta}_{\mathrm{JA}}\right), 8$ Lead MSOP ${ }^{1}$ |  | 206 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

1. Package thermal resistance $\left(\boldsymbol{\theta}_{\mathrm{JA}}\right)$, JEDEC standard, multi-layer test boards, still air.

## Absolute Maximum Ratings

| Parameter | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | 0 | 6 | V |
| Input Voltage Range | $-\mathrm{V}_{\mathrm{s}}-0.5$ | $+\mathrm{V}_{\mathrm{s}}+0.5$ | V |

## Note:

Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not exceeded.

Recommended Operating Conditions

| Parameter | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Operating Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Specifications at +2.7V

$\left(\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega$; unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Frequency Domain Response |  |  |  |  |  |
| UGBW | -3dB Bandwidth | $\mathrm{G}=+1$ |  | 4 |  | MHz |
| $\mathrm{BW}_{\text {SS }}$ | -3dB Bandwidth |  |  | 2.5 |  | MHz |
| GBWP | Gain Bandwidth product |  |  | 4 |  | MHz |
|  | Time Domain Response |  |  |  |  |  |
| $t_{R}, t_{\text {F }}$ | Rise and Fall Time | $\mathrm{V}_{0}=1.0 \mathrm{~V}$ step |  | 300 |  | ns |
| OS | Overshoot | $\mathrm{V}_{0}=1.0 \mathrm{~V}$ step |  | 5 |  | \% |
| SR | Slew Rate | $\mathrm{V}_{0}=3 \mathrm{~V}$ step, $\mathrm{G}=-1$ |  | 3 |  | V/us |
|  | Distortion and Noise Response |  |  |  |  |  |
| HD2 | 2nd Harmonic Distortion | $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -66 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $\mathrm{V}_{0}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -67 |  | dBc |
| THD | Total Harmonic Distortion | $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | 0.1 |  | \% |
| $\mathrm{e}_{\mathrm{n}}$ | Input Voltage Noise |  |  | 26 |  | $\mathrm{nV} / \mathrm{NHz}$ |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk (FAN4274) | 100kHz |  | -100 |  | dB |
|  | DC Performance |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Input Offset Voltage ${ }^{1}$ |  | -6 | 0 | +6 | mV |
| $\mathrm{dV}_{\text {IO }}$ | Average Drift |  |  | 2.1 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{bn}}$ | Input Bias Current |  |  | 5 |  | pA |
| PSRR | Power Supply Rejection Ratio ${ }^{1}$ | DC | 50 | 73 |  | dB |
| $\mathrm{A}_{\text {OL }}$ | Open Loop Gain | DC |  | 98 |  | dB |
| $\mathrm{I}_{\text {S }}$ | Supply Current Per Amplifier ${ }^{1}$ |  |  | 200 | 300 | $\mu \mathrm{A}$ |
|  | Input Characteristics |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 10 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.4 |  | pF |
| CMIR | Input Common Mode Voltage Range | typical (FAN4174) |  | $\begin{array}{\|c} \hline-0.3 \text { to } \\ 2.6 \\ \hline \end{array}$ |  | V |
|  |  | typical (FAN4274) |  | $\begin{array}{\|c\|} \hline-0.3 \text { to } \\ 3.0 \\ \hline \end{array}$ |  | V |
| CMRR | Common Mode Rejection Ratio ${ }^{1}$ | DC, $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 2.2V for FAN4174 | 50 | 65 |  | dB |
|  |  | DC, $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 2.7V for FAN4274 | 50 | 65 |  | dB |
|  | Output Characteristics |  |  |  |  |  |
| $\mathrm{V}_{0}$ | Output Voltage Swing ${ }^{1}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ | 0.03 | $\begin{gathered} \hline 0.01 \text { to } \\ 2.69 \end{gathered}$ | 2.65 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | $\begin{array}{\|c} \hline 0.05 \text { to } \\ 2.55 \end{array}$ |  | V |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Output Current |  |  | +34/-12 |  | mA |
| $\mathrm{V}_{\mathrm{S}}$ | Power Supply Operating Range |  |  | $\begin{gathered} \hline 2.5 \text { to } \\ 5.5 \end{gathered}$ |  | V |

## Notes:

1. $100 \%$ tested at $25^{\circ} \mathrm{C}$.

## Electrical Specifications at +5 V

$\left(V_{S}=+5 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega$; unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Frequency Domain Response |  |  |  |  |  |
| UGBW | -3dB Bandwidth | $\mathrm{G}=+1$ |  | 3.7 |  | MHz |
| $\mathrm{BW}_{\text {SS }}$ | -3dB Bandwidth |  |  | 2.3 |  | MHz |
| GBWP | Gain Bandwidth product |  |  | 3.7 |  | MHz |
|  | Time Domain Response |  |  |  |  |  |
| $t_{R}, t_{\text {F }}$ | Rise and Fall Time | $\mathrm{V}_{0}=1.0 \mathrm{~V}$ step |  | 300 |  | ns |
| OS | Overshoot | $\mathrm{V}_{0}=1.0 \mathrm{~V}$ step |  | 5 |  | \% |
| SR | Slew Rate | $\mathrm{V}_{0}=3 \mathrm{~V}$ step, $\mathrm{G}=-1$ |  | 3 |  | V/us |
|  | Distortion and Noise Response |  |  |  |  |  |
| HD2 | 2nd Harmonic Distortion | $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -80 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $\mathrm{V}_{0}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | -80 |  | dBc |
| THD | Total Harmonic Distortion | $\mathrm{V}_{\mathrm{o}}=1 \mathrm{~V}_{\mathrm{pp}}, 10 \mathrm{kHz}$ |  | 0.02 |  | \% |
| $\mathrm{e}_{\mathrm{n}}$ | Input Voltage Noise |  |  | 25 |  | $\mathrm{nV} / \mathrm{HHz}$ |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk (FAN4274) | 100kHz |  | -100 |  | dB |
|  | DC Performance |  |  |  |  |  |
| $\mathrm{V}_{10}$ | Input Offset Voltage ${ }^{1}$ |  | -8 | 0 | +8 | mV |
| $\mathrm{dV}_{\text {IO }}$ | Average Drift |  |  | 2.9 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{bn}}$ | Input Bias Current |  |  | 5 |  | pA |
| PSRR | Power Supply Rejection Ratio ${ }^{1}$ | DC | 50 | 73 |  | dB |
| $\mathrm{A}_{\text {OL }}$ | Open Loop Gain | DC |  | 102 |  | dB |
| $\mathrm{I}_{5}$ | Supply Current Per Amplifier ${ }^{1}$ |  |  | 200 | 300 | $\mu \mathrm{A}$ |
|  | Input Characteristics |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  |  | 10 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.2 |  | pF |
| CMIR | Input Common Mode Voltage Range | typical |  | $\begin{array}{\|c} \hline-0.3 \text { to } \\ 5.3 \\ \hline \end{array}$ |  | V |
| CMRR | Common Mode Rejection Ratio ${ }^{1}$ | $\mathrm{DC}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}}$ | 58 | 73 |  | dB |
|  | Output Characteristics |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Swing ${ }^{1}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ | 0.03 | $\begin{gathered} 0.01 \text { to } \\ 4.99 \end{gathered}$ | 4.95 | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ |  | $\begin{gathered} \hline 0.1 \text { to } \\ 4.9 \end{gathered}$ |  | V |
| $\mathrm{I}_{\text {Sc }}$ | Short Circuit Output Current |  |  | $\pm 33$ |  | mA |
| $\mathrm{V}_{\mathrm{S}}$ | Power Supply Operating Range |  |  | $\begin{gathered} 2.5 \text { to } \\ 5.5 \end{gathered}$ |  | V |

## Notes:

1. $100 \%$ tested at $25^{\circ} \mathrm{C}$.

## Typical Performance Characteristics <br> ( $\mathrm{V}_{\mathrm{S}}=+2.7, G=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega$; unless otherwise noted)

Figure 1. Non-Inverting Freq. Response (+5V)


Figure 3. Non-Inverting Freq. Response


Figure 5. Frequency Response vs. $\mathrm{C}_{\mathrm{L}}$


Figure 2. Inverting Freq. Response ( +5 V )


Figure 4. Inverting Freq. Response


Figure 6. Frequency Response vs. $\mathbf{R}_{\mathrm{L}}$


## Typical Performance Characteristics

( $\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega$; unless otherwise noted)

Figure 7. Large Signal Freq. Response ( +5 V )


Figure 9. 2nd \& 3rd Harmonic Distortion


Figure 11. 3rd Harmonic Distortion vs. $\mathrm{V}_{\mathrm{o}}$

Figure 8. Open Loop Gain and Phase vs. Freq.


Figure 10. 2nd Harmonic Distortion vs. $\mathrm{V}_{\mathrm{o}}$


Figure 12. $C M R R V_{s}=5 V$


## Typical Performance Characteristics

$\left(\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}, \mathrm{G}=2, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\right.$ to $\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{F}}=5 \mathrm{k} \Omega$; unless otherwise noted)

Figure 13. $P S R R V_{s}=5 \mathrm{~V}$


Figure 15. Pulse Resp. vs. Common Mode Voltage


Time ( $0.5 \mu \mathrm{~s} / \mathrm{div}$ )

Figure 14. Output Swing vs. Load


Figure 16. Input Voltage Noise


## Application Information

## General Description

The FAN4174 amplifier family are single supply, general purpose, voltage-feedback amplifiers. Fabricated on a bi-CMOS process. The family features a rail-to-rail input and output and is unity gain stable.

The typical non-inverting circuit schematic is shown in Figure 1.


Figure 1. Typical Non-inverting Configuration

## Input Common Mode Voltage

The common mode input range extends to 300 mV below ground and to 100 mV above Vs , in single supply operation. Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5 V , the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition. If the absolute maximum input voltage ( 700 mV beyond either rail) is exceeded, externally limit the input current to $\pm 5 \mathrm{~mA}$ as shown in Figure 2 .


Figure 2. Circuit for Input Current Protection

## Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds $150^{\circ} \mathrm{C}$, some performance degradation will occur. If the maximum junction temperature exceeds $150^{\circ} \mathrm{C}$ for an extended time, device failure may occur.

## Overdrive Recovery

Overdrive of an amplifier occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The FAN4174 will typically recover in less than 500 ns from an overdrive condition.
Figure 3 shows the FAN4174 amplifier in an overdriven condition.


Figure 3. Overdrive Recovery

## Driving Capacitive Loads

The Frequency Response vs. $C_{L}$ plot, illustrates the response of the FAN4174 amplifier family. A small series resistance $\left(R_{s}\right)$ at the output of the amplifier, illustrated in Figure 4, will improve stability and settling performance. $\mathrm{R}_{\mathrm{s}}$ values in the Frequency Response vs. $C_{L}$ plot were chosen to achieve maximum bandwidth with less than 2 dB of peaking. For maximum flatness, use a larger $\mathrm{R}_{\mathrm{s}}$. Capacitive loads larger than 500pF require the use of $R_{s}$.


Figure 4. Typical Topology for driving a capacitive load

Driving a capacitive load introduces phase-lag into the output signal, which reduces phase margin in the amplifier. The unity gain follower is the most sensitive configuration. In a unity gain follower configuration, the FAN4174 amplifier family requires a $300 \Omega$ series resistor to drive a 100 pF load.

## Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Fairchild has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include $6.8 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ ceramic capacitors
- Place the $6.8 \mu \mathrm{~F}$ capacitor within 0.75 inches of the power pin
- Place the $0.01 \mu \mathrm{~F}$ capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 6 for more information.

When evaluating only one channel, complete the following on the unused channel:

1. Ground the non-inverting input
2. Short the output to the inverting input

## Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of this device:

| Eval Bd |  | Description |
| :--- | :--- | :--- |
| KEB002 | Single Channel, Dual Supply, <br> 5 and 6 lead SOT23 | FAN4174IS5X |
| KEB010 | Dual Channel, Dual Supply <br> 8 lead MSOP | FAN4274IMU8X |
| KEB011 | Single Channel, Dual Supply, <br> 5 and 6 lead SC70 | FAN4174IP5X |

Evaluation board schematics are shown in Figures $5 a$ and 5b, layouts are shown in Figure 6a through 6d.


Figure 5a. FAN4174 Evaluation Board Schematic (KEB002/KEB011)


Figure 5b. FAN4274 Evaluation Board Schematic (KEB010)

KOTA LAYER1 SILK


Figure 6a: KEB002 (top side)
KOTA LAYER1 SLLK


Figure 6c: KEB010 (top side)

FAN4174/FAN4274 Single and Dual Ultra-Low Cost, Rail-to-Rail I/O, CMOS Amplifiers

## Mechanical Dimensions

SOT-23


| SYMBOL | MIN | MAX |
| :---: | :---: | :---: |
| A | 0.90 | 1.45 |
| A1 | 0.00 | 0.15 |
| A2 | 0.90 | 1.30 |
| b | 0.25 | 0.50 |
| C | 0.09 | 0.20 |
| D | 2.80 | 3.10 |
| E | 2.60 | 3.00 |
| E1 | 1.50 | 1.75 |
| L | 0.35 | 0.55 |
| e | 0.95 ref |  |
| e1 | 1.90 ref |  |
| $\alpha$ | $0^{\circ}$ |  |
|  | $10^{\circ}$ |  |



NOTE:

1. All dimensions are in millimeters.
2. Foot length measured reference to flat
foot surface parallel to DATUM 'A' and lead surface.
3. Package outline exclusive of mold flash \& metal burr.
4. Package outline inclusive of solder plating.
5. Comply to EIAJ SC74A
6. Package ST 0003 REV A supercedes SOT-D-2005 REV C.

## SC70



NOTE:

1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating
3. Dimensions are exclusive of mold flashing and metal burr.
4. All speccifications comply to EIAJ SC70.

MSOP


NOTE:
1 All dimensions are in millimeters (angle in degrees), unless otherwise specified

| MSOP-8 |  |  |
| :---: | :---: | :---: |
| SYMBOL | MIN | MAX |
| A | 1.10 | - |
| A1 | 0.10 | 0.05 |
| A2 | 0.86 | 0.08 |
| D | 3.00 | 0.10 |
| D2 | 2.95 | 0.10 |
| E | 4.90 | 0.15 |
| E1 | 3.00 | 0.10 |
| E2 | 2.95 | 0.10 |
| E3 | 0.51 | 0.13 |
| E4 | 0.51 | 0.13 |
| R | 0.15 | $+0.15 /-0.06$ |
| R1 | 0.15 | $+0.11 /-0.06$ |
| t1 | 0.31 | 0.08 |
| t2 | 0.41 | 0.08 |
| b | 0.33 | $+0.071 /-0.08$ |
| b1 | 0.30 | 0.05 |
| c | 0.18 | 0.05 |
| c1 | 0.15 | $+0.03 /-0.02$ |
| 01 | 3.0 | 3.0 |
| 02 | 12.0 | 3.0 |
| 03 | 12.0 | 3.0 |
| L | 0.55 | 0.15 |
| L1 | 0.95 BSC | - |
| aaa | 0.10 | - |
| bbb | 0.08 | - |
| ccc | 0.25 | - |
| e | 0.65 BSC | - |
| S | 0.525 BSC | - |

(2) Datums $-\mathrm{B}-\mathrm{C}$ and C to be determined at datum plane $-\mathrm{H}-$

③ Dimensions " D " and " E 1 " are to be determined at datum $-\mathrm{H}-$.
4 Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package.
5) Cross sections $\mathrm{A}-\mathrm{A}$ to be determined at 0.13 to 0.25 mm from the leadtip.

6 Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs.
A Dimension "E1" and "E2" does not include interlead flash or protrusion.

## Ordering Information

| Model | Part Number | Lead Free | Package | Container | Pack Qty. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FAN4174 | FAN4174IS5X_NL | Yes | SOT23-5 | Reel | 3000 |
| FAN4174 | FAN4174IP5X_NL | Yes | SC70-5 | Reel | 3000 |
| FAN4274 | FAN4274IMU8X | Yes | MSOP-8 | Reel | 3000 |

Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {TM }}$ | $\mathrm{FAST}^{\text {® }}$ | IntelliMAX ${ }^{\text {™ }}$ | POP ${ }^{\text {тм }}$ | SPM ${ }^{\text {™ }}$ |
| :---: | :---: | :---: | :---: | :---: |
| ActiveArray ${ }^{\text {TM }}$ | FASTr ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {™ }}$ | Power247 ${ }^{\text {TM }}$ | Stealth ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {TM }}$ | FPS ${ }^{\text {™ }}$ | LittleFET ${ }^{\text {TM }}$ | PowerEdge ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {M }}$ | FRFET ${ }^{\text {™ }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-3 |
| CROSSVOLT ${ }^{\text {TM }}$ | GlobalOptoisolator ${ }^{\text {TM }}$ | MicroFET ${ }^{\text {™ }}$ | PowerTrench ${ }^{\circledR}$ | SuperSOT ${ }^{\text {tM }}$-6 |
| DOME ${ }^{\text {TM }}$ | $\mathrm{GTO}^{\text {¹ }}$ | MicroPak ${ }^{\text {TM }}$ | QFET ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$-8 |
| EcoSPARK ${ }^{\text {TM }}$ | $\mathrm{HiSeC}^{\text {тм }}$ | MICROWIRE ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | SyncFET ${ }^{\text {TM }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {² }}$ | $1^{2} \mathrm{C}^{\text {TM }}$ | MSX ${ }^{\text {m }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyLogic ${ }^{\circledR}$ |
| EnSigna ${ }^{\text {TM }}$ | $i-L o^{\text {TM }}$ | MSXPro ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {™ }}$ | TINYOPTO ${ }^{\text {™ }}$ |
| FACT ${ }^{\text {tM }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | OCX ${ }^{\text {m }}$ | RapidConfigure ${ }^{\text {TM }}$ | TruTranslation ${ }^{\text {TM }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ |  | OCXPro ${ }^{\text {™ }}$ | RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {™ }}$ |
| Across the board. Around the world. ${ }^{\text {TM }}$ |  | OPTOLOGIC ${ }^{\circledR}$ | $\mu$ SerDes ${ }^{\text {TM }}$ | UltraFET ${ }^{\circledR}$ |
| The Power Franchise ${ }^{\circledR}$ |  | OPTOPLANAR ${ }^{\text {TM }}$ | SILENT SWITCHER ${ }^{\circledR}$ | UniFET ${ }^{\text {TM }}$ |
| Programmable Active Droop ${ }^{\text {TM }}$ |  | PACMAN ${ }^{\text {™ }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {TM }}$ |

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHTTO MAKE CHANGES WITHOUT FURTHER NOTICE TOANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOTASSUME ANY LIABILITY ARISING OUT OF THEAPPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUTTHE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or <br> In Design | This datasheet contains the design specifications for <br> product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and <br> supplementary data will be published at a later date. <br> Fairchild Semiconductor reserves the right to make <br> changes at any time without notice in order to improve <br> design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild <br> Semiconductor reserves the right to make changes at <br> any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product <br> that has been discontinued by Fairchild semiconductor. <br> The datasheet is printed for reference information only. |

