

74HC4852

Dual 4-channel analog multiplexer/demultiplexer with injection-current effect control

Rev. 02 — 30 May 2007

Product data sheet

1. General description

The 74HC4852 is a high-speed Si-gate CMOS device and is specified in compliance with JEDEC standard no. 7A.

The 74HC4852 is a dual 4-channel analog multiplexer or demultiplexer with common select inputs (S0 and S1). Both multiplexers have a common active LOW enable input (\bar{E}), four independent inputs/outputs (pins nY0 to nY3) and a common input/output (pin nZ). The device features injection-current effect control, which has excellent value in automotive applications where voltages in excess of the supply voltage are common.

With \bar{E} LOW, two of the eight switches are selected (low impedance ON-state) by S0 and S1. With \bar{E} HIGH, all switches are in the high-impedance OFF-state, independent of S0 and S1.

The injection-current effect control allows signals at disabled analog input channels to exceed the supply voltage without affecting the signal of the enabled analog channel. This eliminates the need for external diode/resistor networks typically used to keep the analog channel signals within the supply-voltage range.

2. Features

- Injection-current cross coupling < 1 mV/mA
- Wide supply voltage range from 2.0 V to 6.0 V
- ESD protection:
 - ◆ HBM JESD22-A114E Class 2 exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Low ON-state resistance:
 - ◆ 400 Ω (typical) at $V_{CC} = 2.0$ V
 - ◆ 215 Ω (typical) at $V_{CC} = 3.0$ V
 - ◆ 120 Ω (typical) at $V_{CC} = 3.3$ V
 - ◆ 76 Ω (typical) at $V_{CC} = 4.5$ V
 - ◆ 59 Ω (typical) at $V_{CC} = 6.0$ V

3. Applications


- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating
- Automotive application


4. Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74HC4852D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC4852PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HC4852BQ	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1

5. Functional diagram






001aag095

Fig 3. Functional diagram

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
2Y0	1	independent input/output
2Y2	2	independent input/output
2Z	3	common input/output
2Y3	4	independent input/output
2Y1	5	independent input/output
\bar{E}	6	enable input (active LOW)
n.c.	7	not connected
GND	8	ground (0 V)
S1	9	select input
S0	10	select input
1Y3	11	independent input/output
1Y0	12	independent input/output
1Z	13	common input/output
1Y1	14	independent input/output
1Y2	15	independent input/output
V _{CC}	16	positive supply voltage

7. Functional description

Table 3. Function table^[1]

Input			Channel ON
\bar{E}	S1	S0	
L	L	L	nY0 to nZ
L	L	H	nY1 to nZ
L	H	L	nY2 to nZ
L	H	H	nY3 to nZ
H	X	X	-

- [1] H = HIGH voltage level;
L = LOW voltage level;
X = don't care.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
V_I	input voltage		-0.5	$V_{CC} + 0.5$	V
V_{SW}	switch voltage	enable and disable mode	-0.5	$V_{CC} + 0.5$	V
I_{IK}	input clamping current	$V_I < 0\text{ V}$ or $V_I > V_{CC}$	-	± 20	mA
I_{SK}	switch clamping current	$V_I < 0\text{ V}$ or $V_I > V_{CC}$	-	± 20	mA
I_{SW}	switch current	$V_{SW} = 0\text{ V}$ to V_{CC}	-	± 25	mA
I_{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$	^[1] -	500	mW

- [1] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.
For TSSOP16 package: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
For DHVQFN16 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		2.0	-	6.0	V
V_I	input voltage		0	-	V_{CC}	V
V_{SW}	switch voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0\text{ V}$	-	6.0	1000	ns/V
		$V_{CC} = 3.0\text{ V}$	-	6.0	800	ns/V
		$V_{CC} = 3.3\text{ V}$	-	6.0	800	ns/V
		$V_{CC} = 4.5\text{ V}$	-	6.0	500	ns/V
		$V_{CC} = 6.0\text{ V}$	-	6.0	400	ns/V

10. Static characteristics

Table 6. R_{ON} resistance
For test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{amb} = 25\text{ °C}$						
$R_{ON(peak)}$	ON resistance (peak)	$V_I = V_{CC}$ to GND; $\bar{E} = V_{IL}$				
		$V_{CC} = 2.0\text{ V}; I_{SW} = 2\text{ mA}$	-	400	650	Ω
		$V_{CC} = 3.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	215	330	Ω
		$V_{CC} = 3.3\text{ V}; I_{SW} \leq 2\text{ mA}$	-	120	270	Ω
		$V_{CC} = 4.5\text{ V}; I_{SW} \leq 2\text{ mA}$	-	76	210	Ω
		$V_{CC} = 6.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	59	195	Ω
ΔR_{ON}	ON resistance mismatch between channels	$V_I = 0.5 \times V_{CC}; \bar{E} = V_{IL}$				
		$V_{CC} = 2.0\text{ V}; I_{SW} = 2\text{ mA}$	-	4	10	Ω
		$V_{CC} = 3.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	2	8	Ω
		$V_{CC} = 3.3\text{ V}; I_{SW} \leq 2\text{ mA}$	-	2	8	Ω
		$V_{CC} = 4.5\text{ V}; I_{SW} \leq 2\text{ mA}$	-	2	8	Ω
		$V_{CC} = 6.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	3	9	Ω
$T_{amb} = -40\text{ °C to }+85\text{ °C}$						
$R_{ON(peak)}$	ON resistance (peak)	$V_I = V_{CC}$ to GND; $\bar{E} = V_{IL}$				
		$V_{CC} = 2.0\text{ V}; I_{SW} = 2\text{ mA}$	-	-	670	Ω
		$V_{CC} = 3.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	-	360	Ω
		$V_{CC} = 3.3\text{ V}; I_{SW} \leq 2\text{ mA}$	-	-	305	Ω
		$V_{CC} = 4.5\text{ V}; I_{SW} \leq 2\text{ mA}$	-	-	240	Ω
		$V_{CC} = 6.0\text{ V}; I_{SW} \leq 2\text{ mA}$	-	-	220	Ω

Table 6. R_{ON} resistance ...continued
For test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ΔR_{ON}	ON resistance mismatch between channels	$V_I = 0.5 \times V_{CC}; \bar{E} = V_{IL}$				
		$V_{CC} = 2.0 \text{ V}; I_{SW} = 2 \text{ mA}$	-	-	15	Ω
		$V_{CC} = 3.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	12	Ω
		$V_{CC} = 3.3 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	12	Ω
		$V_{CC} = 4.5 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	12	Ω
		$V_{CC} = 6.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	13	Ω
$T_{amb} = -40 \text{ }^\circ\text{C to } +125 \text{ }^\circ\text{C}$						
$R_{ON(peak)}$	ON resistance (peak)	$V_I = V_{CC} \text{ to GND}; \bar{E} = V_{IL}$				
		$V_{CC} = 2.0 \text{ V}; I_{SW} = 2 \text{ mA}$	-	-	700	Ω
		$V_{CC} = 3.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	380	Ω
		$V_{CC} = 3.3 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	345	Ω
		$V_{CC} = 4.5 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	270	Ω
		$V_{CC} = 6.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	250	Ω
ΔR_{ON}	ON resistance mismatch between channels	$V_I = 0.5 \times V_{CC}; \bar{E} = V_{IL}$				
		$V_{CC} = 2.0 \text{ V}; I_{SW} = 2 \text{ mA}$	-	-	20	Ω
		$V_{CC} = 3.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	16	Ω
		$V_{CC} = 3.3 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	16	Ω
		$V_{CC} = 4.5 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	16	Ω
		$V_{CC} = 6.0 \text{ V}; I_{SW} \leq 2 \text{ mA}$	-	-	18	Ω

Table 7. Injection current coupling
For test circuit see [Figure 9](#).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit	
$T_{amb} = -40 \text{ }^\circ\text{C to } +125 \text{ }^\circ\text{C}$							
ΔV_O	output voltage variation	$ I_{SW} \leq 1 \text{ mA}; R_S \leq 3.9 \text{ k}\Omega$					
		$V_{CC} = 3.3 \text{ V}$	-	0.05	1	mV	
		$V_{CC} = 5.0 \text{ V}$	-	0.03	1	mV	
		$ I_{SW} \leq 10 \text{ mA}; R_S \leq 3.9 \text{ k}\Omega$					
		$V_{CC} = 3.3 \text{ V}$	-	0.55	5	mV	
		$V_{CC} = 5.0 \text{ V}$	-	0.27	5	mV	
		$ I_{SW} \leq 1 \text{ mA}; R_S \leq 20 \text{ k}\Omega$					
		$V_{CC} = 3.3 \text{ V}$	-	0.04	2	mV	
		$V_{CC} = 5.0 \text{ V}$	-	0.03	2	mV	
		$ I_{SW} \leq 10 \text{ mA}; R_S \leq 20 \text{ k}\Omega$					
		$V_{CC} = 3.3 \text{ V}$	-	0.56	20	mV	
		$V_{CC} = 5.0 \text{ V}$	-	0.48	20	mV	

[1] Typical values are measured at $T_{amb} = 25 \text{ }^\circ\text{C}$.

[2] ΔV_O here is the maximum variation of output voltage of an enabled analog channel when current is injected into any disabled channel.

[3] I_{SW} = total current injected into all disabled channels.

Table 8. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IH}	HIGH-level input voltage	control inputs				
		V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 3.0 V	2.1	-	-	V
		V _{CC} = 3.3 V	2.3	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	control inputs				
		V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 3.0 V	-	-	0.9	V
		V _{CC} = 3.3 V	-	-	1.0	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
I _I	input leakage current	control inputs; V _I = GND or V _{CC}				
		V _{CC} = 6.0 V	-	-	±0.1	μA
I _{S(OFF)}	OFF-state leakage current	$\bar{E} = V_{IH}; V_I = \text{GND or } V_{CC};$ $V_O = V_{CC} \text{ or } \text{GND}; V_{CC} = 6.0 \text{ V};$ see Figure 6				
		nYn; per channel	-	-	±0.1	μA
		nZ; all channels	-	-	±0.2	μA
I _{S(ON)}	ON-state leakage current	$\bar{E} = V_{IL}; V_I = \text{GND or } V_{CC};$ $V_O = V_{CC} \text{ or } \text{GND}; V_{CC} = 6.0 \text{ V};$ see Figure 7	-	-	±0.1	μA
I _{CC}	supply current	V _I = GND or V _{CC}				
		V _{CC} = 6.0 V	-	-	2.0	μA
C _I	input capacitance	S0, S1 and \bar{E}	-	2	10	pF
C _{sw}	switch capacitance	nZ; OFF-state	-	9	40	pF
		nYn; OFF-state	-	3	15	pF
T_{amb} = -40 °C to +85 °C						
V _{IH}	HIGH-level input voltage	control inputs				
		V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 3.0 V	2.1	-	-	V
		V _{CC} = 3.3 V	2.3	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	control inputs				
		V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 3.0 V	-	-	0.9	V
		V _{CC} = 3.3 V	-	-	1.0	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V

Table 8. Static characteristics ...continued
 Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_I	input leakage current	control inputs; $V_I = \text{GND or } V_{CC}$ $V_{CC} = 6.0 \text{ V}$	-	-	± 0.1	μA
$I_{S(\text{OFF})}$	OFF-state leakage current	$\bar{E} = V_{IH}$; $V_I = \text{GND or } V_{CC}$; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$; see Figure 6				
		nYn; per channel	-	-	± 0.5	μA
		nZ; all channels	-	-	± 2.0	μA
$I_{S(\text{ON})}$	ON-state leakage current	$\bar{E} = V_{IL}$; $V_I = \text{GND or } V_{CC}$; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$; see Figure 7	-	-	± 2.0	μA
I_{CC}	supply current	$V_I = \text{GND or } V_{CC}$ $V_{CC} = 6.0 \text{ V}$	-	-	5	μA
C_I	input capacitance	S0, S1 and \bar{E}	-	-	10	pF
C_{sw}	switch capacitance	nZ; OFF-state	-	-	40	pF
		nYn; OFF-state	-	-	15	pF
$T_{\text{amb}} = -40 \text{ }^\circ\text{C to } +125 \text{ }^\circ\text{C}$						
V_{IH}	HIGH-level input voltage	control inputs				
		$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		$V_{CC} = 3.0 \text{ V}$	2.1	-	-	V
		$V_{CC} = 3.3 \text{ V}$	2.3	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
V_{IL}	LOW-level input voltage	control inputs				
		$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		$V_{CC} = 3.0 \text{ V}$	-	-	0.9	V
		$V_{CC} = 3.3 \text{ V}$	-	-	1.0	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V
I_I	input leakage current	control inputs; $V_I = \text{GND or } V_{CC}$ $V_{CC} = 6.0 \text{ V}$	-	-	± 1.0	μA
$I_{S(\text{OFF})}$	OFF-state leakage current	$\bar{E} = V_{IH}$; $V_I = \text{GND or } V_{CC}$; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$; see Figure 6				
		nYn; per channel	-	-	± 2.0	μA
		nZ; all channels	-	-	± 10.0	μA
$I_{S(\text{ON})}$	ON-state leakage current	$\bar{E} = V_{IL}$; $V_I = \text{GND or } V_{CC}$; $V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$; see Figure 7	-	-	± 10.0	μA
I_{CC}	supply current	$V_I = \text{GND or } V_{CC}$ $V_{CC} = 6.0 \text{ V}$	-	-	20.0	μA

Table 8. Static characteristics ...continued
 Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_I	input capacitance	S0, S1 and \bar{E}	-	-	10	pF
C_{SW}	switch capacitance	nZ; OFF-state	-	-	40	pF
		nYn; OFF-state	-	-	15	pF




Fig 6. Test circuit for measuring OFF-state leakage current






Fig 7. Test circuit for measuring ON-state leakage current
 (1) Channel is selected by S0 and S1.



$$R_{ON} = V_{SW} / I_{SW}$$

Fig 8. Test circuit for measuring ON resistance



(1) Channel is selected by S0 and S1.
 $V_I^{(1)} < GND$ or $V_I^{(1)} > V_{CC}$.
 $GND < V_I^{(2)} < V_{CC}$.

Fig 9. Test circuit for injection current coupling

11. Dynamic characteristics

Table 9. Dynamic characteristics

$GND = 0\text{ V}$; $C_L = 50\text{ pF}$; $R_L = 10\text{ k}\Omega$ unless specified otherwise; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$V_{CC} = 2.0\text{ V}$										
t_{pd}	propagation delay	see Figure 10	[1]							
		nZ, nYn to nYn, nZ	2.2	9.3	33	2.2	34	2.2	35	ns
		Sn to nZ, nYn	7.7	16.8	38	6.3	40	6.3	42	ns
t_{en}	enable time	see Figure 11	[2]							
		\bar{E} to nZ, nYn	10.5	20.5	47.5	8.5	52.5	8.5	57.5	ns
t_{dis}	disable time	see Figure 11	[3]							
		\bar{E} to nZ, nYn	39.5	75.4	100	39.3	105	39	115	ns
$V_{CC} = 3.0\text{ V}$										
t_{pd}	propagation delay	see Figure 10	[1]							
		nZ, nYn to nYn, nZ	2.2	4.9	16.5	1.9	18	1.9	19.5	ns
		Sn to nZ, nYn	4.9	8.8	20	3.9	21.5	3.9	23	ns
t_{en}	enable time	see Figure 11	[2]							
		\bar{E} to nZ, nYn	6.2	10.6	45	5.2	50	5.2	55	ns
t_{dis}	disable time	see Figure 11	[3]							
		\bar{E} to nZ, nYn	35.2	69.5	90	35.5	100	35	110	ns
$V_{CC} = 3.3\text{ V}$										
t_{pd}	propagation delay	see Figure 10	[1]							
		nZ, nYn to nYn, nZ	2.0	4.4	15.0	1.6	16.5	1.6	18.5	ns
		Sn to nZ, nYn	4.4	7.9	17.5	3.4	19	3.4	22	ns
t_{en}	enable time	see Figure 11	[2]							
		\bar{E} to nZ, nYn	5.6	9.4	42.5	4.6	47.5	4.6	52.5	ns
t_{dis}	disable time	see Figure 11	[3]							
		\bar{E} to nZ, nYn	34.6	68.1	85	34.6	95	34.5	105	ns
$V_{CC} = 4.5\text{ V}$										
t_{pd}	propagation delay	see Figure 10	[1]							
		nZ, nYn to nYn, nZ	1.6	3.2	11.6	1.1	12.5	1.1	13.5	ns
		Sn to nZ, nYn	3.2	5.8	14	2.3	15	2.3	17	ns
t_{en}	enable time	see Figure 11	[2]							
		\bar{E} to nZ, nYn	4.2	6.9	40	3	45	3	50	ns
t_{dis}	disable time	see Figure 11	[3]							
		\bar{E} to nZ, nYn	28.5	63	80	28.2	90	28	100	ns


Table 9. Dynamic characteristics ...continued

$GND = 0\text{ V}$; $C_L = 50\text{ pF}$; $R_L = 10\text{ k}\Omega$ unless specified otherwise; for test circuit see [Figure 12](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$V_{CC} = 6.0\text{ V}$										
t_{pd}	propagation delay	see Figure 10 [1]								
		nZ, nYn to nYn, nZ	1.5	2.5	10.2	0.9	11	0.9	12	ns
		Sn to nZ, nYn	2.4	4.8	12.6	1.6	14.5	1.6	16.5	ns
t_{en}	enable time	see Figure 11 [2]								
		\bar{E} to nZ, nYn	3.2	5.6	39	2.2	40	2.2	40	ns
t_{dis}	disable time	see Figure 11 [3]								
		\bar{E} to nZ, nYn	14.4	57.9	78	13.5	80	13.0	80	ns
Power dissipation capacitance										
C_{PD}	power dissipation capacitance	per channel [4]								
		$V_{CC} = 3.3\text{ V}$	-	42	-	-	-	-	-	pF
		$V_{CC} = 5.0\text{ V}$	-	47	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [2] t_{en} is the same as t_{PZH} and t_{PZL} .
- [3] t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum\{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\}$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 $\sum\{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\}$ = sum of outputs;
 C_L = output load capacitance in pF;
 C_{sw} = switch capacitance in pF;
 V_{CC} = supply voltage in V.


12. Waveforms



Measurement points are given in [Table 10](#).

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 10. Input (nZ, nYn or Sn) to output (nYn, nZ) propagation delays



001aag103


Test data is given in [Table 10](#).

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 11. Enable and disable times

Table 10. Measurement points

Supply voltage	Input		Output		
V_{CC}	V_M	V_I	V_M	V_X	V_Y
2.0 V to 6.0 V	$0.5 \times V_{CC}$	GND to V_{CC}	$0.5 \times V_{CC}$	$V_{OL} + 0.1 \times (V_{CC} - V_{OL})$	$0.9 \times V_{OH}$



a. Input pulse definition



Definitions for test circuit:

R_L = load resistance.

C_L = load capacitance including jig and probe capacitance.

R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

b. Load circuitry

Test data is given in [Table 11](#).

Fig 12. Load circuitry for switching times

Table 11. Test data

Test	Input		Switch
	t_r, t_f	V_I	
t_{PZH}, t_{PHZ}	6 ns	V_{CC}	GND
t_{PZL}, t_{PLZ}	6 ns	GND	V_{CC}
t_{PHL}, t_{PLH}	6 ns	pulse	open

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 13. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 14. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

14. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

15. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC4852_2	20070530	Product data sheet		74HC4852_1
Modifications:	<ul style="list-style-type: none">• Typo corrected (“one of the eight switches” to “two of the eight switches”) in Section 1 “General description”.			
74HC4852_1	20070323	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

18. Contents

1	General description	1
2	Features	1
3	Applications	2
4	Ordering information	2
5	Functional diagram	2
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	4
7	Functional description	5
8	Limiting values	5
9	Recommended operating conditions	6
10	Static characteristics	6
11	Dynamic characteristics	11
12	Waveforms	12
13	Package outline	15
14	Abbreviations	18
15	Revision history	18
16	Legal information	19
16.1	Data sheet status	19
16.2	Definitions	19
16.3	Disclaimers	19
16.4	Trademarks	19
17	Contact information	19
18	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 30 May 2007

Document identifier: 74HC4852_2