



March 1999  
Revised March 2005

## 74LVT573 • 74LVTH573 Low Voltage Octal Transparent Latch with 3-STATE Outputs

### General Description

The LVT573 and LVTH573 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

The LVTH573 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal latches are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT573 and LVTH573 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

### Features

- Input and output interface capability to systems at 5V  $V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH573), also available without bushold feature (74LVT573)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 573
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human-body model > 2000V
  - Machine model > 200V
  - Charged-device model > 1000V


### Ordering Code:

Order Number	Package Number	Package Description
74LVT573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVT573SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT573MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LVT573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVT573MTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH573WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH573SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH573MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74LVTH573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH573MTCX_NL (Note 1)	MTC20	Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.

Note 1: "NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.


## Logic Symbols



IEEE/IEC




## Connection Diagram



## Functional Description

The LVT573 and LVTH573 contain eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW, the latches store the information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Pin Descriptions

Pin Names	Description
$D_0-D_7$	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	Output Enable Input
$O_0-O_7$	3-STATE Latch Outputs

## Truth Table

Inputs			Outputs
LE	$\overline{OE}$	$D_n$	$O_n$
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	$O_0$

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

X = Immaterial

 $O_0$  = Previous  $O_0$  before HIGH to LOW transition of Latch Enable

### Absolute Maximum Ratings (Note 2)

Symbol	Parameter	Value	Conditions	Units
$V_{CC}$	Supply Voltage	-0.5 to +4.6		V
$V_I$	DC Input Voltage	-0.5 to +7.0		V
$V_O$	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in High or Low State (Note 3)	
$I_{IK}$	DC Input Diode Current	-50	$V_I < GND$	mA
$I_{OK}$	DC Output Diode Current	-50	$V_O < GND$	mA
$I_O$	DC Output Current	64	$V_O > V_{CC}$ Output at High State	mA
		128	$V_O > V_{CC}$ Output at Low State	
$I_{CC}$	DC Supply Current per Supply Pin	$\pm 64$		mA
$I_{GND}$	DC Ground Current per Ground Pin	$\pm 128$		mA
$T_{STG}$	Storage Temperature	-65 to +150		°C

### Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	2.7	3.6	V
$V_I$	Input Voltage	0	5.5	V
$I_{OH}$	High-Level Output Current		-32	mA
$I_{OL}$	Low-Level Output Current		64	mA
$T_A$	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V\text{--}2.0V$ , $V_{CC} = 3.0V$	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3:  $I_O$  Absolute Maximum Rating must be observed.

### DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ C \text{ to } +85^\circ C$			Units	Conditions
			Min	Typ (Note 4)	Max		
$V_{IK}$	Input Clamp Diode Voltage	2.7			-1.2	V	$I_I = -18 \text{ mA}$
$V_{IH}$	Input HIGH Voltage	2.7-3.6	2.0			V	$V_O \leq 0.1V$ or $V_O \geq V_{CC} - 0.1V$
$V_{IL}$	Input LOW Voltage	2.7-3.6			0.8	V	$I_{OH} = -100 \mu A$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -32 \text{ mA}$
$V_{OH}$	Output HIGH Voltage	2.7-3.6	$V_{CC} - 0.2$			V	$I_{OL} = 100 \mu A$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $I_{OL} = 32 \text{ mA}$ $I_{OL} = 64 \text{ mA}$
		2.7	2.4				
		3.0	2.0				
		2.7			0.2		
		2.7			0.5		
$V_{OL}$	Output LOW Voltage	3.0	75			$\mu A$	$V_I = 0.8V$ $V_I = 2.0V$
		3.0	-75				
		3.0	500				(Note 6)
		3.0	-500				(Note 7)
		3.6			10		$V_I = 5.5V$ $V_I = 0V \text{ or } V_{CC}$ $V_I = 0V$ $V_I = V_{CC}$
$I_I$	Input Current	3.6			$\pm 1$	$\mu A$	$0V \leq V_I \text{ or } V_O \leq 5.5V$
		3.6			-5		$V_O = 0.5V \text{ to } 3.0V$ $V_I = GND \text{ or } V_{CC}$
		3.6			1		$V_O = 0.5V$
		0			$\pm 100$		$V_O = 3.0V$
$I_{OFF}$	Power Off Leakage Current	0			$\pm 100$	$\mu A$	
$I_{PU/PD}$	Power Up/Down 3-STATE Output Current	0-1.5V			$\pm 100$	$\mu A$	
$I_{OZL}$	3-STATE Output Leakage Current	3.6			-5	$\mu A$	
$I_{OZH}$	3-STATE Output Leakage Current	3.6			5	$\mu A$	

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C			Units	Conditions
			Min	Typ (Note 4)	Max		
I <sub>OZH+</sub>	3-STATE Output Leakage Current	3.6			10	µA	V <sub>CC</sub> < V <sub>O</sub> ≤ 5.5V
I <sub>CCH</sub>	Power Supply Current	3.6			0.19	mA	Outputs HIGH
I <sub>CCL</sub>	Power Supply Current	3.6			5	mA	Outputs LOW
I <sub>CCZ</sub>	Power Supply Current	3.6			0.19	mA	Outputs Disabled
I <sub>CCZ+</sub>	Power Supply Current	3.6			0.19	mA	V <sub>CC</sub> ≤ V <sub>O</sub> ≤ 5.5V, Outputs Disabled
ΔI <sub>CC</sub>	Increase in Power Supply Current (Note 8)	3.6			0.2	mA	One Input at V <sub>CC</sub> - 0.6V Other Inputs at V <sub>CC</sub> or GND

Note 4: All typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C.

Note 5: Applies to bushold versions only (74LVT573).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

## Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			Units	Conditions C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω
			Min	Typ	Max		
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 10)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 10)

Note 9: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω					Units	
		V <sub>CC</sub> = 3.3V ± 0.3V			V <sub>CC</sub> = 2.7V			
		Min	Typ (Note 11)	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1.5		4.4	1.5	4.9	ns	
t <sub>PLH</sub>		1.5		4.1	1.5	4.7		
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	1.9		4.4	1.9	4.9	ns	
t <sub>PLH</sub>		1.9		4.4	1.9	5.0		
t <sub>PZL</sub>	Output Enable Time	1.5		5.1	1.5	6.6	ns	
t <sub>PZH</sub>		1.5		5.1	1.5	5.9		
t <sub>PLZ</sub>	Output Disable Time	2.0		4.6	2.0	4.9	ns	
t <sub>PHZ</sub>		2.0		4.9	2.0	5.5		
t <sub>S</sub>	Setup Time, D <sub>n</sub> to LE	0.7			0.6		ns	
t <sub>H</sub>	Hold Time, D <sub>n</sub> to LE	1.5			1.7		ns	
t <sub>W</sub>	LE Pulse Width	3.0			3.0		ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 12)			1.0		1.0	ns	
t <sub>OSLH</sub>				1.0		1.0		

Note 11: All typical values are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C.


Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

## Capacitance (Note 13)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0V or V <sub>CC</sub>	4	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 3.0V, V <sub>O</sub> = 0V or V <sub>CC</sub>	6	pF



Note 13: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

**Physical Dimensions** inches (millimeters) unless otherwise noted





20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Package Number M20B

## **Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



### LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

## NOTES:


- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,  
ESTABLISHED IN DECEMBER, 1998.
  - B. DIMENSIONS ARE IN MILLIMETERS.
  - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD  
FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1







## DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M20D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
Package Number MSA20

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC,  
REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH,  
AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REV01

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Package Number MTC20**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)