



## ■ Operation sequence

### 1) Set up the power supplies lines.

[AVDD]	(red)	= 4.75 ~ 5.25V	: for AVDD of AK5385B (typ. 5.0V)
(The default setting of JP2 is "REG", so AVDD connector should be open. In this case, the AVDD of AK5385B is supplied from regulator. )			
[DVDD]	(red)	= 3.0 ~ 5.25V	: for DVDD of AK5385B (typ. 3.3V)
[+15V]	(green)	= +15V	: for Op-amp
[-15V]	(blue)	= -15V	: for Op-amp
[VCC]	(red)	= 5V	: for logic
[AGND]	(black)	= 0V	: for analog ground
[DGND]	(black)	= 0V	: for logic ground

Each supply line should be distributed from the power supply unit.

### 2) Set up the evaluation mode, jumper pins and DIP switches. (See the followings.)

### 3) Power on.


The AK5385B and AK4103A should be reset once bringing SW1 = "L" upon power-up.

## ■ Evaluation mode

### (1) Slave Mode


#### (1-1) A/D evaluation using DIT function of AK4103A

PORT1 (DIT) is used. DIT generates audio bi-phase signal from received data and which is output through optical connector (TOTX176). It is possible to connect AKM's D/A converter evaluation boards on the digital-amplifier which equips DIR input. Nothing should be connected to PORT2 (DSP). In case of using external clock through a BNC connector (J3), select EXT on JP8 (CLK) and short JP5 (XTE) and open JP10 (EXT).



#### (1-2) Feeding all clocks from PORT2 (DSP)

Under the following set-up, all external clocks (MCLK, BICK, LRCK) can be fed through PORT2 (DSP). The A/D converted data is output from SDTO of PORT2 (DSP). Also, the A/D converted data is output through optical connector (TOTX176).





### ■ Clock Setting

Mode	fs	MCLK	JP6(BCFS)	JP7(MCLK)	JP9(LRFS)
Normal Speed	8kHz	256fs = 2.048MHz	256	256	256
		384fs = 3.072MHz	384	384/768	384
		512fs = 4.096MHz	256	512	256
	32kHz	256fs = 8.192MHz	256	256	256
		384fs = 12.288MHz	384	384/768	384
		512fs = 16.384MHz	256	512	256
	44.1kHz	256fs = 11.2896MHz	256	256	256
		384fs = 16.9344MHz	384	384/768	384
		512fs = 22.5792MHz	256	512	256
	48kHz	256fs = 12.288MHz	256	256	256
		384fs = 18.432MHz	384	384/768	384
		512fs = 24.576MHz	256	512	256
Double Speed	88.2kHz	256fs = 22.5792MHz	256	256	256
		384fs = 33.8688MHz	384	384/768	384
	96kHz	256fs = 24.576MHz	256	256	256
		384fs = 36.864MHz	384	384/768	384
Quad Speed	176.4kHz	128fs = 22.5792MHz	384	256	384
	192kHz	128fs = 24.576MHz	384	256	384

Default

Table 1. Clock Setting

## ■ DIP Switch set up

[SW2] (MODE): Setting the evaluation mode for AK5385B and AK4103A  
ON is “H”, OFF is “L”.

No.	Name	OFF (“L”)	ON (“H”)	Default
1	CKS0	See Table 3		OFF (“L”)
2	CKS1			ON (“H”)
3	DIF	MSB justified	I <sup>2</sup> S Compatible	OFF (“L”)
4	M/S	Slave mode	Master mode	OFF (“L”)
5	DFS0	See Table 4		OFF (“L”)
6	DFS1			OFF (“L”)
7	HPFE	HPF Disable	HPF Enable	ON (“H”)
8	DIT1	See Table 5		ON (“H”)
9	DIT0			OFF (“L”)
10	-	N/A	N/A	OFF (“L”)

Table 2. Mode Setting

CKS1	CKS0	MCLK Frequency
L	L	256fs
L	H	128fs
H	L	512fs
H	H	384fs

Default

Table 3. MCLK Frequency

DFS1	DFS0	LRCK Frequency
L	L	8kHz ≤ fs ≤ 54kHz
L	H	54kHz < fs ≤ 108kHz
H	L	108kHz < fs ≤ 216kHz
H	H	N/A

Default

Table 4. Sampling Speed

Mode	DIT1	DIT0	MCLK	fs
0	L	L	256fs	~ 108kHz
1	L	H	128fs	~ 216kHz
2	H	L	512fs	~ 54kHz
3	H	H	384fs	~ 54kHz

Default

Table 5. MCLK Frequency Setting of AK4103A

## ■ The function of the toggle SW

Upper-side is “H” and lower-side is “L”.

[SW1] (PDN): Resets the AK5385B and AK4103A. Keep “H” during normal operation.

■ Input Circuit

Analog signal is input to LIN/RIN pins via J1, J2 connectors.




Figure 2. LIN/RIN Input circuits

\* AKM assumes no responsibility for the trouble when using the circuit examples.

<b>MEASUREMENT RESULTS</b>
----------------------------

## [Measurement condition]

- Measurement Unit : Audio Precision, System Two Cascade
- MCLK : 512fs@fs=48kHz, 256fs@fs=96kHz, 128fs@fs=192kHz
- BICK : 64fs
- fs : 48kHz, 96kHz, 192kHz
- Band Width : 10Hz ~ 20kHz@fs=48kHz, 10Hz ~ 40kHz@fs=96kHz/192kHz
- Bit : 24bit
- Power Supply : AVDD = 5.0V, DVDD = 3.3V
- Interface : DIT@fs=48kHz/96kHz, Serial Port@fs=192kHz
- Temperature : Room

## [Measurement Results]

Parameter	Result (Lch / Rch)	Unit
<b>ADC Analog Input Characteristics:</b>		
S/(N+D)		
(fs=48kHz, -1dBFS, BW=20kHz)	100.8 / 101.1	dB
(fs=48kHz, -1dBFS, BW=20kHz, VREFL, VREFR Cap=100uF) (Note1)	102.6 / 102.9	dB
(fs=96kHz, -1dBFS, BW=40kHz)	99.6 / 100.0	dB
(fs=192kHz, -1dBFS, BW=40kHz)	99.7 / 99.9	dB
D-Range		
(fs=48kHz, -60dBFS, A-weighted)	113.4 / 113.6	dB
(fs=96kHz, -60dBFS, BW=40kHz)	106.6 / 107.1	dB
(fs=192kHz, -60dBFS, BW=40kHz)	105.8 / 106.9	dB
S/N		
(fs=48kHz, A-weighted)	113.8 / 113.6	dB
(fs=96kHz, BW=40kHz)	106.4 / 107.1	dB
(fs=192kHz, BW=40kHz)	106.3 / 107.0	dB
Interchannel Isolation		
(fs=48kHz)	127.6 / 123.2	dB
(fs=96kHz)	116.5 / 127.6	dB
(fs=192kHz)	114.5 / 126.4	dB

(Note1) 10uF is mounted on the VREFL and VREFR pins on the evaluation board.

[ADC Plot : fs=48kHz]




Figure 1. THD+N vs. Input Level




Figure 2. THD+N vs. Input Frequency






Figure 3. Linearity




Figure 4. Frequency Response




Figure 5. Crosstalk




Figure 6. FFT Plot (Input=-1dB)




Figure 7. FFT Plot(Input=-60dB)




Figure 8. FFT Plot (no input)

[ADC Plot : fs=96kHz]




Figure 9. THD+N vs. Input Level




Figure 10. THD+N vs. Input Frequency




Figure 11. Linearity




Figure 12. Frequency Response




Figure 13. Crosstalk




Figure 14. FFT Plot (Input=-1dBr)




Figure 15. FFT Plot (Input=-60dB)




Figure 16. FFT Plot (no input)

[ADC Plot : fs=192kHz]




Figure 17. THD+N vs. Input Level




Figure 18. THD+N vs. Input Frequency (BW=40kHz)






Figure 19. Linearity




Figure 20. Frequency Response




Figure 21. Crosstalk




Figure 22. FFT Plot (Input=-1dBr)




Figure 23. FFT Plot (Input=-60dB)





Figure 24. FFT Plot (no input)

<b>Revision History</b>
-------------------------






Date (YY/MM/DD)	Manual Revision	Board Revision	Reason	Contents
05/09/02	KM080500	0	First Edition	

<b>IMPORTANT NOTICE</b>
-------------------------


- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.




Title			<b>AKD5385B-A</b>
Size	Document Number	<b>AK5385B</b>	
A3			Rev 0
Date:	Monday, September 12, 2005	Sheet	1 of 4




Title			<b>AKD5385B-A</b>
Size	Document Number	Rev	
A3			<b>INPUT</b>
Date:	Monday, September 12, 2005	Sheet	2 of 4






Title		<b>AKD5385B-A</b>	
Size	Document Number	<b>LOGIC</b>	
A3			Rev <b>0</b>
Date:		Monday, September 12, 2005	
Sheet		4 of 4	






AKD5385 Rev.A  
Evaluation Board



AKD5385 Rev.A L1



AKD2382 Rev.A LS