

# 16-Mb (1024K x 16) Static RAM

#### **Features**

Very high speed: 55 ns and 70 nsWide voltage range: 1.65V to 2.2V

· Ultra-low active power

Typical active current: 1.5 mA @ f = 1 MHz
 Typical active current: 18 mA @ f = f<sub>MAX</sub>

• Ultra-low standby power

Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features

· Automatic power-down when deselected

• CMOS for optimum speed/power

Packages offered in a 48-ball FBGA


# Functional Description<sup>[1]</sup>

The CY62167DV20 is a high-performance CMOS static RAM organized as 1024K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not

toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip Enable 1 ( $\overline{\text{CE}}_1$ ) HIGH or Chip Enable 2 ( $\text{CE}_2$ ) LOW or both BHE and BLE are HIGH. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{\text{CE}}_1$ ) HIGH or Chip Enable 2 ( $\text{CE}_2$ ) LOW, outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ , BLE HIGH) or during a write operation ( $\overline{\text{Chip}}$  Enable 1 ( $\overline{\text{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) HIGH and WE LOW).

Writing to the device is accomplished by taking Chip Enable 1 (CE<sub>1</sub>) LOW and Chip Enable 2 (CE<sub>2</sub>) <u>HIGH</u> and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then das pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the ad

Reading from the device is accomplished by taking Chip Enable 1 ( $CE_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH and Output Enable (OE) LOW while forcing the Write Enable (<u>WE</u>) HIGH. If Byte Low Enable ( $<>O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.




Note

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Pin Configuration<sup>[2, 3.]</sup>



- DNU pins are to be connected to V<sub>SS</sub> or left open.
   NC pins are not connected on the die.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .....-55°C to +125°C

Supply Voltage to Ground

Potential .....-0.2V to V<sub>CCMAX</sub> + 0.2V

DC Voltage Applied to Outputs
in High-Z State<sup>[4, 5.]</sup> .....-0.2V to V<sub>CCMAX</sub> + 0.2V

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[6]</sup>
Industrial	−40°C to +85°C	1.65V to 2.2V

### **Product Portfolio**

							Power Di	ssipation		
						Operating	g, Icc (mA)			
	V <sub>CC</sub> Range(V)		Speed	f = 1 MHz		$f = f_{MAX}$		Standby, I <sub>SB2</sub> (μΑ)		
Product	Min.	Тур.	Max.	(ns)	<b>Typ.</b> [7]	Max.	<b>Typ</b> . <sup>[7]</sup>	Max.	<b>Typ.</b> [7]	Max.
CY62167DV20L	1.65	1.8	2.2	55	1.5	5	18	35	2.5	40
				70			15	30	2.5	40
CY62167DV20LL	1.65	1.8	2.2	55	1.5	5	18	35	2.5	30
				70			15	30	2.5	30

### **DC Electrical Characteristics** (over the operating range)

				CY	CY62167DV20-55			CY62167DV20-70			
Parameter	Description	Test Conditions		Min.	Typ. <sup>[7]</sup>	Max.	Min.	Typ. <sup>[7]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	$V_{CC} = 1.65V$	1.4			1.4			V	
$V_{OL}$	Output LOW Voltage	$I_{OL} = 0.1 \text{ mA}$	$V_{CC} = 1.65V$			0.2			0.2	V	
V <sub>IH</sub>	Input HIGH Voltage			1.4		V <sub>CC</sub> + 0.2	1.4		V <sub>CC</sub> + 0.2	V	
V <sub>IL</sub>	Input LOW Voltage			-0.2		0.4	-0.2		0.4	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	-1		+1	μΑ	
l <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} GND \leq V_O \leq V_CC \\ Disabled \end{array}$	-1		+1	<b>–</b> 1		+1	μΑ		
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$			18	35		15	30	mΑ	
	Current	f = 1 MHz	I <sub>OUT</sub> = 0mA, CMOS level		1.5	5		1.5	5		
I <sub>SB1</sub>	Automatic CE	$CE_1 \ge V_{CC} - 0.2V$	/, CE <sub>2</sub> ≤ L		2.5	40		2.5	40	μΑ	
	Power-down Current – CMOS Inputs	0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> −( ≤ 0.2V, f = f <sub>MAX</sub> (A and Data Only), f WE, BHE and BL	Addr <u>ess</u> <u>=</u> 0 (OE,		2.5	30		2.5	30		
I <sub>SB2</sub>	Automatic CE	$CE_1 \ge V_{CC} - 0.2V$	<del></del> -		2.5	40		2.5	40	μΑ	
	Power-down Current – CMOS Inputs	$0.2V, V_{IN} \ge V_{CC} - V_{IN} \le 0.2V, f = 0, V$			2.5	30		2.5	30		

### Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	TA = 25°C, f = 1 MHz	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- 4.  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- 5.  $V_{IH(max)} = V_{CC} + 0.75V$  for pulse durations less than 20 ns.
- 6. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>cc</sub>(min) and 100 μs wait time after V<sub>cc</sub> stabilization.
- 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.
- B. Tested initially and after any design or process changes that may affect these parameters.



### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	Unit
$\theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction to Case) <sup>[8]</sup>		16	C/W

# **AC Test Loads and Waveforms**




Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	UNIT
R1	13500	Ω
R2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

### **Data Retention Characteristics**

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		2.2	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}=1.0V, CE_1 \ge V_{CC}-0.2V, CE_2 \le L$ 0.2V, $V_{IN} \ge V_{CC}-0.2V$ or $V_{IN} \le 0.2V$			15	μΑ
		$0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ LL			10	
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

# **Data Retention Waveform**[10]



- 9. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)}$  > 100  $\mu s$  or stable at  $V_{CC(min.)}$  > 100  $\mu s$ .
- 10. BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.




# Switching Characteristics (over the operating range)<sup>[11]</sup>

		CY62167	7DV20-55	CY62167	7DV20-70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
Read Cycle			•		•	l .	
t <sub>RC</sub>	Read Cycle Time	55		70		ns	
t <sub>AA</sub>	Address to Data Valid		55		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid		55		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[12]</sup>	5		5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12, 13]</sup>		20		25	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[12]</sup>	10		10		ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[12, 13]</sup>		20		25	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-up	0		0		ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-down		55		70	ns	
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55		70	ns	
t <sub>LZBE</sub> <sup>[10]</sup>	BLE/BHE LOW to Low Z <sup>[12]</sup>	10		5		ns	
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z <sup>[12, 13]</sup>		20		25	ns	
Write Cycle <sup>[14]</sup>	·						
t <sub>WC</sub>	Write Cycle Time	55		70		ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End	40		60		ns	
t <sub>AW</sub>	Address Set-up to Write End	40		60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	40		45		ns	
t <sub>BW</sub>	BLE/BHE LOW to Write End	45		60		ns	
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[12, 13]</sup>		20		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[12]</sup>	10		10		ns	

# **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[15, 16]</sup>



- 11. Test conditions assume signal transition time of 2 ns or less, timing reference levels of V<sub>CC(typ.)/2</sub>, input pulse levels of 0 to V<sub>CC(typ.)/2</sub>, and output loading of the
- specified I<sub>OL</sub>.

  12. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- 13. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter a <u>high</u>-impedance state.

  14. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.


  15. <u>Device</u> is continuously selected. OE, CE1 = V<sub>IL</sub>, CE2 = V<sub>IH</sub>

- 16. WE is HIGH for Read cycle.




# Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)<sup>[16, 17]</sup>



Write Cycle No. 1 (WE Controlled)<sup>[14, 18, 19, 20]</sup>




- 17. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.

  18. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .
- 19. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.
- 20. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

Write Cycle No. 2 (  $\overline{\text{CE1}}$  or CE2 Controlled)  $^{[14,\ 18,\ 19,\ 20]}$ 




Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) [19, 20]





Switching Waveforms (continued) \_\_\_\_ Write Cycle No. 4(BHE/BLE Controlled, OE LOW)<sup>[19]</sup>



# **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Input / Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X	L	Х	Х	Х	Χ	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X	Х	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O0-I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O0–I/O7); High Z (I/O8–I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O0–I/O7); Data Out (I/O8–I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O0-I/O15)	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O0–I/O7); High Z (I/O8–I/O15)	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O0–I/O7); Data In (I/O8–I/O15)	Write	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62167DV20L-55BVI	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
	CY62167DV20LL-55BVI	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	
70	CY62167DV20L-70BVI	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
ı	CY62167DV20LL-70BVI	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	7

# **Package Diagrams**



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

	Document Title: CY62167DV20 MoBL2™ 16-Mb (1024K x 16) Static RAM Document Number: 38-05327								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change					
**	118407	09/30/02	GUG	New Data Sheet					
Α	123691	02/11/03	DPM	Changed Advance Information to Preliminary Added package diagram					
В	131496	11/25/03	XRJ/LDZ	Changed from Preliminary to Final Added MoBL2™ to title Added package name BV48B					