

# DS28CN01 1Kbit I<sup>2</sup>C/SMBus EEPROM with SHA-1 Engine

#### www.maxim-ic.com


## **GENERAL DESCRIPTION**

The DS28CN01 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the Federal Information Publications (FIPS) 180-1/180-2 and ISO/IEC 10118-3 Secure Hash Algorithm (SHA-1). The memory is organized as four pages of 32 bytes each. Data copy-protection and EPROM emulation features are supported for each memory page. Each DS28CN01 has a guaranteed unique factory-programmed 64-bit registration number. Communication with the DS28CN01 is accomplished through an industry standard I<sup>2</sup>C- and SMBus™-compatible interface. The SMBus timeout feature resets the device's interface if a bus-timeout fault condition is detected.

#### **APPLICATIONS**

Printed Circuit Board (PCB) Unique Serialization Accessory and Peripheral Identification Equipment Registration and License Management Network Node Identification Printer Cartridge Configuration and Monitoring Medical Sensor Authentication and Calibration System Intellectual Property Protection

## TYPICAL OPERATING CIRCUIT



Registers, Modes, and Commands are capitalized for clarity.

SMBus is a trademark of Intel Corp.

#### **FEATURES**

- 1024 Bits of EEPROM Memory Partitioned Into Four Pages of 256 Bits
- Dedicated Hardware-Accelerated SHA Engine for Generating SHA-1 MACs
- EEPROM Memory Pages can be Individually Copy-Protected or Put Into an EPROM Mode (Program from 1 to 0 Only)
- Write Access Requires Knowledge of the Secret and the Capability of Computing and Transmitting a 160-Bit MAC as Authorization
- Unique, Factory-Programmed, and Tested
   64-Bit Registration Number Assures Absolute
   Traceability Because No Two Parts are Alike
- Endurance 200k Cycles at +25°C
- Serial Interface User Programmable for I<sup>2</sup>C
   Bus and SMBus Compatibility
- Supports 100kHz and 400kHz I<sup>2</sup>C Communication Speeds
- 5.5V Tolerant Interface Pins
- Operating Range: 1.62V to 5.5V, -40°C to +85°C
- 8-Pin µSOP Package


## ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE
DS28CN01U+	-40°C to +85°C	8 µSOP
DS28CN01U+T	-40°C to +85°C	8 μSOP Tape-and-Reel

<sup>+</sup> Denotes a lead-free package.

Request full data sheet at: www.maxim-ic.com/fullds/DS28CN01

#### PIN CONFIGURATION



1 of 9 REV: 061907

## **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to Ground Maximum Current Any Pin Operating Temperature Range Junction Temperature Storage Temperature Range Soldering Temperature -0.5V, +6V ±20mA -40°C to +85°C +150°C -55°C to +125°C See IPC/JEDEC J-STD-020

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device.

## **ELECTRICAL CHARACTERISTICS (see Note 1)**

 $(T_{\Delta} = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>CC</sub>		1.62		5.50	V
Standby Current	I <sub>ccs</sub>	Bus idle, $V_{CC} = 5.5V$			5.5	μA
Operating Current	I <sub>CCA</sub>	Bus active at 400kHz, V <sub>CC</sub> = 5.5V			500	μA
Power-Up Wait Time	$t_{POIP}$	(Note 2)			5	μs
EEPROM		,	'			•
		V <sub>CC</sub> ≥ 2.0V			10	
Programming Time	t <sub>PROG</sub>	$V_{CC} < 2.0V$			45	ms
Programming Current	I <sub>PROG</sub>	$V_{CC} = 5.5V$			1.2	mA
		At +25°C	200k			
Endurance (Notes 3, 4, 5)	N <sub>CY</sub>	At +85°C	50k			
Data Retention (Notes 6, 7, 8)	t <sub>DR</sub>	At +85°C	40			years
SHA-1 Engine						
SHA Computation Time	t <sub>CSHA</sub>	See full version of data sheet				ms
SHA Computation Current	I <sub>LCSHA</sub>	See full version of data sheet				mA
SCL, SDA, AD1, AD0 Pins (Not	e 9) (See Fig	ure 3)				
		$V_{CC} \ge 2.0V$	-0.3		0.3 × V <sub>CC</sub>	
LOW Level Input Voltage	V <sub>IL</sub>	V <sub>CC</sub> < 2.0V	-0.3		0.25 × V <sub>CC</sub>	V
	V <sub>IH</sub>	$V_{CC} \ge 2.0V$	0.7 ×		V <sub>CCmax</sub>	V
HIGH Level Input Voltage		VCC = 2.0 V	V <sub>CC</sub> 0.8 ×		+0.3V	
		V <sub>CC</sub> < 2.0V	V <sub>CC</sub>		V <sub>CCmax</sub> +0.3V	
		V > 2.0V/	0.05 ×		70.07	
Hysteresis of Schmitt Trigger	$V_{HYS}$	V <sub>CC</sub> ≥ 2.0V	V <sub>CC</sub>			V
Inputs (Note 2)		V <sub>CC</sub> < 2.0V	0.1 ×			
LOW Level Output Voltage at		V <sub>CC</sub> ≥ 2.0V	V <sub>CC</sub>		0.4	
4mA Sink Current, Open Drain	$V_{OL}$	V <sub>CC</sub> < 2.0V			0.4 V <sub>CC</sub>	V
Output Fall Time from V <sub>IHmin</sub> to			20 +			
V <sub>ILmax</sub> with a Bus Capacitance		$V_{CC} \ge 2.0V$	0.1C <sub>B</sub>		250	
from 10pF to 400pF (Notes 2, 10)	t <sub>OF</sub>	20.+	300	ns		
Pulse Width of Spikes that are Suppressed by the Input Filter	t <sub>SP</sub>	(Note 2)			50	ns
Input Current with an Input Voltage Between 0.1V <sub>CC</sub> and 0.9V <sub>CCmax</sub>	l <sub>i</sub>	(Note 11)	-10		+10	μΑ

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	Cı	(Note 2)			10	pF
SCL Clock Frequency	$f_{SCL}$	(Note 12)			400	kHz
Bus Timeout	t <sub>TIMEOUT</sub>	(Note 12)	25		75	ms
Hold-Time (Repeated) START Condition. After this Period, the First Clock Pulse is Generated.	t <sub>HD:STA</sub>	(Note 13)	0.6			μs
LOW Davied of the COL Clast.		V <sub>CC</sub> ≥ 2.7V	1.3			
LOW Period of the SCL Clock	$t_LOW$	V <sub>CC</sub> ≥ 2.0V	1.5			μs
(Note 13)		V <sub>CC</sub> < 2.0V	1.9			
HIGH Period of the SCL Clock	t <sub>HIGH</sub>	(Note 13)	0.6			μs
Setup Time for a Repeated START Condition	t <sub>su:sta</sub>	(Note 13)	0.6			μs
Data Hald Time		V <sub>CC</sub> ≥ 2.7V	0.3		0.9	
Data Hold Time	tupper	V <sub>CC</sub> ≥ 2.0V	0.3		1.1	μs
(Notes 14, 15)		V <sub>CC</sub> < 2.0V	0.3		1.5	
Data Setup Time	t <sub>SU:DAT</sub>	(Notes 2, 13, 16)	100			ns
Setup Time for STOP Condition	t <sub>su:sto</sub>	(Note 13)	0.6			μs
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>	(Note 13)	1.3			μs
Capacitive Load for Each Bus Line	Св	(Notes 2, 13)			400	pF

Note 1: Specifications at -40°C are guaranteed by design and characterization only and not production tested.

Note 2: Guaranteed by design, characterization and/or simulation only, and not production tested.

Note 3: This specification is valid for each 8-byte memory row.

Note 4: Write-cycle endurance is degraded as T<sub>A</sub> increases.

Note 5: Not 100% production-tested; guaranteed by reliability monitor sampling.

**Note 6:** Data retention is degraded as T<sub>A</sub> increases.

Note 7: Guaranteed by 100% production test at elevated temperature for a shorter time; equivalence of this production test to data sheet

limit at operating temperature range is established by reliability testing.

Note 8: EEPROM writes can become nonfunctional after the data retention time is exceeded. Long-time storage at elevated

temperatures is not recommended; the device can lose its write capability after 10 years at +125°C or 40 years at +85°C.

Note 9: All values are referred to  $V_{IHmin}$  and  $V_{ILmax}$  levels.

Note 10: C<sub>B</sub> = total capacitance of one bus line in pF. If mixed with high-speed-mode devices, faster fall-times according to I<sup>2</sup>C-Bus

Specification v2.1 are allowed.

Note 11: The DS28CN01 does not obstruct the SDA and SCL lines if V<sub>CC</sub> is switched off.

Note 12: The minimum SCL clock frequency is limited by the bus timeout feature. If the CM bit is 1 and SCL stays at the same logic level

or SDA stays low for this interval, the DS28CN01 behaves as though it has sensed a STOP condition.

Note 13: System requirement.

Note 14: The DS28CN01 provides a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the

undefined region of the falling edge of SCL.

Note 15: The master can provide a hold time of 0ns minimum when writing to the device. This 0ns minimum is guaranteed by design,

characterization and/or simulation only, and not production tested.

**Note 16:** A Fast-Mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SU:DAT} \ge 250$ ns must then be

met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch

the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{Rmax} + t_{SU:DAT} = 1000 + 250 = 1250$ ns

(according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCL line is released.


## PIN DESCRIPTION

PIN	NAME	FUNCTION
1	AD0	Device Address Input Pin to Select the Slave Address. Sets slave address bits A1:A0; must be tied to either GND, SDA, SCL, or $V_{\rm CC}$ .
2	AD1	Device Address Input Pin to Select the Slave Address. Sets slave address bits A3:A2; must be tied to either GND, SDA, SCL, or $V_{\rm CC}$ .
3, 7	N.C.	No Connection
4	GND	Ground Supply
5	SDA	I <sup>2</sup> C/SMBus Bidirectional Serial Data Line. Must be tied to V <sub>CC</sub> through a pullup resistor.
6	SCL	I <sup>2</sup> C/SMBus Serial Clock Input. Must be tied to V <sub>CC</sub> through a pullup resistor.
8	$V_{CC}$	Power-Supply Input

### **OVERVIEW**

The DS28CN01 features a serial I<sup>2</sup>C/SMBus interface, 1Kbits of SHA-1 secure EEPROM, a register page, and a unique registration number, as shown in the *Block Diagram*. The device communicates with a host processor through its I<sup>2</sup>C interface in Standard-mode or in Fast-mode. The user can switch the interface from I<sup>2</sup>C Bus to SMBus Mode. Two 4-level address pins allow 16 DS28CN01s to reside on the same bus segment.

## **DS28CN01 BLOCK DIAGRAM**



### **DEVICE OPERATION**

Read and write access to the DS28CN01 is controlled through the I<sup>2</sup>C/SMBus serial interface. Since the DS28CN01 has memory areas and registers of different characteristics there are several special cases to consider. See the *Read and Write* section for details.

#### Serial Communication Interface

#### **General Characteristics**


The serial interface uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function. Data can be transferred at rates of up to 100kbps in the Standard-mode, up to 400kbps in the Fast-mode. The DS28CN01 works in both modes.

A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the communication is called a "master." The devices that are controlled by the master are "slaves." The DS28CN01 is a slave device.

#### Slave Address/Direction Byte

To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus. The slave address to which the DS28CN01 responds is shown in Figure 1. The slave address is part of the slave-address/direction byte. The upper 3 bits of the slave address of the DS28CN01 are set to 101b. The AD0 pin controls address A0 and A1; AD1 controls A2 and A3. AD0 and AD1 can be tied to GND,  $V_{CC}$ , SCL, or SDA. Table 1 shows the translation of these four pin states to binary addresses. To be selected the device must be addressed with A0 to A3 matching the binary address of the respective pins.

Figure 1. DS28CN01 Slave Address



**Table 1. Pin State to Binary Translation** 

AD1	А3	A2
GND	0	0
V <sub>CC</sub>	0	1
SCL	1	0
SDA	1	1


AD0	<b>A</b> 1	A0
GND	0	0
V <sub>CC</sub>	0	1
SCL	1	0
SDA	1	1

The last bit of the slave-address/direction byte  $(R/\overline{W})$  defines the data direction. When set to a 0, subsequent data flows from master-to-slave (Write-Access Mode); when set to a 1, data flows from slave-to-master (Read-Access Mode).

#### I<sup>2</sup>C/SMBus Protocol

Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of bytes transferred on the data line (SDA) between START and STOP. Data is transferred in bytes with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave. During any data transfer, SDA must remain stable whenever the clock line is HIGH. Changes in SDA line while SCL is high are interpreted as a START or a STOP. The protocol is illustrated in Figure 2. See Figure 3 for detailed timing references .

Figure 2. I<sup>2</sup>C/SMBus Protocol Overview



#### **Bus Idle or Not Busy**

Both SDA and SCL are inactive, i.e., in their logic HIGH states.

#### **START Condition**

To initiate communication with a slave the master must generate a START condition. A START condition is defined as a change in state of SDA from HIGH to LOW while SCL remains HIGH.

#### **STOP Condition**

To end communication with a slave the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from LOW to HIGH while SCL remains HIGH.

#### Repeated START Condition

Repeated starts are commonly used for read accesses after having specified a memory address to read from in a preceding write access. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without a preceding STOP condition.

#### **Data Valid**

With the exception of the START and STOP condition, transitions of SDA may occur only during the LOW state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{\text{HD:DAT}}$  after the falling edge of SCL and  $t_{\text{SU:DAT}}$  before the rising edge of SCL, see Figure 3). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum  $t_{\text{SU:DAT}} + t_{\text{R}}$  in Figure 3) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.

### Acknowledged by Slave

A slave device, when addressed, is usually obliged to generate an acknowledge after the receipt of each byte. The master must generate the clock pulse for each acknowledge bit. A slave that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. Setup and hold times  $t_{SU:DAT}$  and  $t_{HD:DAT}$  must be taken into account.

#### **Acknowledged by Master**

To continue reading from a slave, the master is obliged to generate an acknowledge after the receipt of each byte. The master must generate the clock pulse for each acknowledge bit. A master that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. Setup and hold times  $t_{SU:DAT}$  and  $t_{HD:DAT}$  must be taken into account.


## Not Acknowledged by Slave

A slave device can be unable to receive or transmit data either because of an invalid access mode, because the SHA-1 engine is running, or because an EEPROM write cycle is in progress. In this case, the DS28CN01 does not acknowledge any bytes that it refuses by leaving SDA HIGH during the HIGH period of the acknowledge-related clock pulse. See the *Read and Write* section for a detailed list of situations where the DS28CN01 does not acknowledge.

#### Not Acknowledged by Master

At some time when receiving data, the master must terminate a read access. To achieve this, the master does not acknowledge the last byte that it has received from the slave by leaving SDA high during the HIGH period of the acknowledge-related clock pulse. In response, the slave stops transmitting, allowing the master to generate a STOP condition.





#### **Data Memory and Registers**

For this section including Figures 4 to 5 and Tables 2 to 3 please refer to the full version of the data sheet.

## **Read and Write**

This section discusses the read and write behavior of the EEPROM and the various registers. Please refer to the full data sheet for details including Tables 4 to 13.

## **SHA-1 COMPUTATION ALGORITHM**

This description of the SHA computation is adapted from the Secure Hash Standard SHA-1 document that can be downloaded from the NIST website (<a href="http://www.itl.nist.gov/fipspubs/fip180-1.htm">http://www.itl.nist.gov/fipspubs/fip180-1.htm</a>). Further details are found in the full version of the data sheet.

## **Application Information**


#### **SDA and SCL Pullup Resistors**

SDA is an open-drain output on the DS28CN01 that requires a pullup resistor (Figure 6) to realize high logic levels. Because the DS28CN01 uses SCL only as input (no clock stretching), the master can drive SCL either through an open-drain/collector output with a pullup resistor or a push-pull output.

#### Pullup Resistor R<sub>P</sub> Sizing

According to the I²C specification, a slave device must be able to sink at least 3mA at a  $V_{OL}$  of 0.4V. The SMBus specification requires a current sink capability of 4mA at 0.4V. The DS28CN01 can sink at least 4mA at 0.4V  $V_{OL}$  over its entire operating voltage range. This DC characteristic determines the minimum value of the pullup resistor:  $R_{Pmin} = (V_{CC} - 0.4V)/4mA$ . With a maximum operating voltage of 5.5V, the minimum value for the pullup resistor is 1.275k $\Omega$ . The "Minimum  $R_P$ " line in Figure 7 shows how the minimum pullup resistor changes with the operating (pullup) voltage.

Figure 6. Application Schematic




For I<sup>2</sup>C systems, the rise time and fall time are measured from 30% to 70% of the pullup voltage. The maximum bus capacitance  $C_B$  is 400pF. The maximum rise time must not exceed 300ns. Assuming maximum rise time, the maximum resistor value at any given capacitance  $C_B$  is calculated as:  $R_{Pmax} = 300$ ns / (CB × In(7/3)). For a bus capacitance of 400pF the maximum pullup resistor would be  $885\Omega$ .

Since an  $885\Omega$  pullup resistor, as would be required to meet the rise time specification and 400pF bus capacitance, is lower than  $R_{Pmin}$  at 5.5V, a different approach is necessary. The "Max Load..." line in Figure 7 is generated by first calculating the minimum pullup resistor at any given operating voltage ("Minimum  $R_P$ " line) and then calculating the respective bus capacitance that yields a rise time of 300ns.

Only for pullup voltages of 4V and lower can the maximum permissible bus capacitance of 400pF be maintained. A reduced bus capacitance of 300pF is acceptable for the entire operating voltage range. The corresponding pullup resistor value at the voltage is indicated by the "Minimum  $R_P$ " line.

Figure 7. I<sup>2</sup>C Fast Speed Pullup Resistor Selection Chart



## **PACKAGE INFORMATION**

For the latest package outline information, go to <a href="www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.