### ■ Description


FA3686V is a PWM type DC-to-DC converter control IC with 2ch outputs that can directly drive power MOSFETs. CMOS devices with high breakdown voltage are used in this IC and low power consumption is achieved. This IC is suitable for very small DC-to-DC converters because of their small and thin package (1.1mm max.), and high frequency operation (to 1.5MHz). This IC contains built-in an error amplifier for series regulators, therefore, this IC is suitable for the 3ch power supply with a 2ch DC-to-DC converter and a 1ch series regulator.

## **■** Features


- Wide range of supply voltage: Vcc=2.5 to 20V
- · MOSFET direct driving
- Low operating current consumption by CMOS process: 3.0mA (typ.)
- 2ch PWM control IC
- High frequency operation: 300kHz to 1.5MHz
- · Simple setting of operation frequency by timing resistor
- Built-in error amplifier for series regulator
- Soft start function on each channel (1ch, 2ch only)
- Maximum output duty cycle: 85% (typ.), at 500kHz
- Built-in under voltage lockout
- High accuracy reference voltage: VREF: 1.00V±1%, VREG: 2.20V±1%
- Timer latch for short-circuit protection with counter
- PGS pin for a power supply fault signal
- · Thin and small package: TSSOP-16

### **■** Dimensions, mm

### • TSSOP-16



# ■ Block diagram




Pin No.	Pin symbol	Description
1	FB3	Ch.3 output of error amplifier
2	IN3-	Ch.3 inverting input to error amplifier
3	FB2	Ch.2 output of error amplifier
4	IN2-	Ch.2 inverting input to error amplifier
5	PGS	PGS signal output
6	vcc	Power supply
7	CS2	Soft start for Ch.2
8	OUT2	Ch.2 output
9	OUT1	Ch.1 output
10	CS1	Soft start for Ch.1
11	GND	Ground
12	RT	Oscillator timing resistor
13	VREG	Regulated voltage output
14	IN1-	Ch.1 inverting input to error amplifier
15	FB1	Ch.1 output of error amplifier
16	TL	Timer latched short circuit protection

# ■ Absolute maximum ratings

Item		Symbol	Rating	Unit
Power sup	oply voltage	Vcc	20	V
PGS pin v	roltage	VPGS	20	V
FB1, IN1-	-, FB2, IN2-, FB3, IN3- pin voltage	VEA_IN	-0.3 to 5.0	V
CS1, CS2	, RT, TL, VREG pin voltage	VCTR_IN	-0.3 to 5.0	V
OUT1/2	OUT pin source current	IOUT-	-400 (peak)	mA
	OUT pin sink current	IOUT+	150 (peak)	mA
OUT1/2	OUT pin source current	IOUT-	-50 (continuous)	mA
	OUT pin sink current	IOUT+	50 (continuous)	mA
Power dis	sipation *	Pd	300 (Ta≦25°C)	mW
Operating	junction temperature	TJ	+125	°C
Operating	ambient temperature	TOPR	-30 to +85	°C
Storage to	emperature	Тѕтс	-40 to +125	°C

<sup>\*</sup> Derating factor Ta≧25°C: 3mW/°C

# Maximum power dissipation curve



# ■ Recommended operating conditions

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Supply voltage	Vcc		2.5		18	V
CS1, CS2, TL pin voltage	VCTR_IN		0.0		2.5	V
IN1-, IN2-, IN3- pin voltage	VEA_IN		0.0		2.5	V
Oscillation frequency	fosc		300	500	1500	kHz
VREG pin capacitance	CREG	Vcc<10V	0.1	1.0	4.7	μF
		10V≦Vcc<18V	0.47	1.0	4.7	μF
VREG pin current	IREG				1.0	mA
VCC pin capacitance	Cvcc		1.0			μF
CS1 pin capacitance	Ccs1	Between CS1 and GND	0.01			μF
CS2 pin capacitance	Ccs2	Between CS2 and VREG	0.01			μF

# ■ Electrical characteristics (VCC=3.3V, CREG=1.0 $\mu$ F, RT=12k $\Omega$ , Ta=+25 $^{\circ}$ C) Regulated voltage for internal control blocks (VREG pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Regulated voltage	VREG		2.178	2.200	2.222	V
Line regulation	VREG_LINE	Vcc=2.5 to 18V		±5	±15	mV
Load regulation	VREG_LOAD	IREG=0 to 1mA	<del>-</del> 5	-1		mV
Variation with temperature	VREG_TC	Ta=-30 to +85°C		±0.5		%

# Oscillator section (RT pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Oscillation frequency	fosc		435	500	565	kHz
Line regulation	fosc_line	Vcc=2.5 to 18V		±1	±5	%
Variation with temperature	fosc_tc1	Ta=-30 to +85°C		±3		%

## Error amplifier section (IN1-, FB1, IN2-, FB2, IN3-, FB3 pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Reference voltage (CH.1)	VREF1	*1	0.99	1.00	1.01	V
Reference voltage (CH.2)	VREF2	*2	0.98	1.00	1.02	V
Reference voltage (CH.3)	VREF3	*3	0.98	1.00	1.02	V
VREF Line regulation	VREF_LINE	Vcc=2.5 to 18V		±2	±5	mV
VREF Variation with temperature	VREF_TC1	Ta=-30 to +85°C		±0.5		%
Input bias current	lin-	VINx-=0.0 to 2.5V *4		0.0		mA
Open loop gain	Avo			70		dB
Unity gain bandwidth	fτ			1.5		MHz
Output current (sink)	İSIFB	VFBx=0.5V, VINx-=VREG *4	2.3	3.5	4.7	mA
Output current (source)	Isofb	VFBx=VREG-0.5V, VINx-=0V *4	-360	-270	-180	μA

<sup>\*</sup>¹ The FB1 voltage is measured under the condition that IN1- pin and FB1 pin are shorted. The input offset voltage of the error amplifier is included.

\*² The FB2 voltage is measured under the condition that IN2- pin and FB2 pin are shorted. The input offset voltage of the error amplifier is included.

\*³ The FB3 voltage is measured under the condition that IN3- pin and FB3 pin are shorted. The input offset voltage of the error amplifier is included.

\*⁴ The "x" of INx- and FBx refers to 1 to 3.

## Soft start section (CS1, CS2 pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Threshold voltage (CS1)	VCS1D0	Duty cycle=0%, VFB1=1.4V		0.82		V
	VCS1D20	Duty cycle=20%, VFB1=1.4V	0.89	0.925	0.96	V
	VCS1D80	Duty cycle=80%, VFB1=1.4V	1.25	1.285	1.32	V
Threshold voltage (CS2)	VCS2D0	Duty cycle=0%, VFB2=0.7V		1.33		V
	VCS2D20	Duty cycle=20%, VFB2=0.7V	1.20	1.235	1.27	V
	VCS2D80	Duty cycle=80%, VFB2=0.7V	0.84	0.875	0.91	V
Charge current of CS2 (source)	ICS1	Vcs1=0.5V	-2.	-2.0	-1.5	μΑ
Charge current of CS2 (sink)	ICS2	Vcs2=Vreg-0.5V	1.5	2.0	2.4	μΑ

# Pulse width modulation (PWM) section (FB1, FB2 pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Max. duty cycle of OUT1	DMAX1	fosc=300kHz		87		%
		Rτ=12kΩ (fosc≒500kHz)	80	85	90	%
		fosc=1.5MHz		78		%
Max. duty cycle of OUT2	DMAX2	fosc=300kHz		88		%
		R⊤=12k (f osc≒500kHz)	80	85	90	%
		fosc=1.5MHz		73		%
Threshold voltage of FB1	VFB1D0	Duty cycle=0%		0.82		V
	VFB1D20	Duty cycle=20%		0.925		V
	VFB1D80	Duty cycle=80%		1.285		V
Threshold voltage of FB2	VFB2D0	Duty cycle=0%		1.33		V
	VFB2D20	Duty cycle=20%		1.235		V
	VFB2D80	Duty cycle=80%		0.875		V

# Timer latch protection section (TL pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Threshold voltage of FB1	VTHFB1TL	*1	1.5		2.0	V
Threshold voltage of FB2	VTHFB2TL	*2	0.2		0.6	V
Threshold voltage of FB3	VTHFB3TL	*1	1.5		2.0	V
Threshold voltage of CS1	VVTHCS1TL	*3	0.2		0.6	V
Threshold voltage of CS2	VVTHCS2TL	*4	1.5		2.0	V
TL pin voltage for counting 16th stage	VTL16		0		0.2	V
TL pin voltage counting 17th stage	VTL17		VREG-0.2		VREG	V

 $<sup>^{\</sup>star 1}$  The latched mode operates when the voltage of FB1 or FB3 exceeds the threshold voltage as shown in the table.

## Under voltage lockout circuit section (VCC pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
ON threshold voltage of VCC	Vuvlo		2.0	2.2	2.35	V
Hysteresis voltage	△Vuvlo			0.1		٧

# PGS section (VCC, PGS pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Threshold voltage of VCC	VPGS	Vcc decreasing	2.15	2.25	2.35	V
Hysteresis voltage	△Vpgs	Vcc increasing		0.10		V
VPGS variation with temperature	VPGS_TC1	Ta=-30 to +85°C		±1		%
On resistance	Rpgs	Vcc=2.2V, Ipgs=10mA		50	100	Ω

# Output section (OUT1, OUT2 pin)

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
High side on resistance of OUT1/2	RONHI IOUTx=-50mA *		10	20	Ω	
		Ioutx=-50mA, Vcc=5V *		9		Ω
		IOUTx=-50mA, Vcc=15V *		8		Ω
Low side on resistance of OUT1/2	Ronlo	Ioutx=50mA *		5	10	Ω
		Ioutx=50mA, Vcc=5V *		5		Ω
		Ioutx=50mA, Vcc=15V *		5		Ω
Rise time of OUT1/2	trise	CL=1000pF		25		ns
Fall time of OUT1/2	tFALL	CL=1000pF		40		ns

<sup>\*</sup> The "x" of OUTx refers to 1, 2.

### **Overall section**

Item	Symbol	Test condition	Min.	Тур.	Max.	Unit
Supply current	ICCA	Ch.1, Ch.2 operating mode		3.0	4.0	mA
	ICCA1	Ch.1, Ch.2 off mode		2.5		mA
	ICCA2	Ch.1, Ch.2 operating mode, Vcc=18V		3.5		mA
	ІССАЗ	Latch mode		2.5		mA

<sup>\*2</sup> The latched mode operates when the FB2 voltage falls below the threshold voltage as shown in the table.


<sup>\*3</sup> The timer latch of FB1 is disabled when the CS1 voltage is below the threshold voltage as shown in the table.

<sup>\*\*4</sup> The timer latch of FB2 is disabled when the CS2 voltage is above the threshold voltage as shown in the table.

### **■** Characteristic curves


## Oscillation frequency vs. timing resistor

Vcc=3.3V, Ta=25°C




### Oscillation frequency vs. supply voltage Vcc

Ta=25°C, RT=12k $\Omega$  (fosc=500kHz)




## Oscillation frequency vs. ambient temperature

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




## Regulated voltage vs. supply voltage Vcc

Ta=25°C, RT=12k $\Omega$  (fosc=500kHz)




### Regulated voltage vs. ambient temperature

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




### Regulated voltage vs. load current

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




### Reference voltage vs. supply voltage Vcc

Ta=25°C, RT=12k $\Omega$  (fosc=500kHz)




### Reference voltage vs. ambient temperature

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




# Error amp. output current (sink) vs. ambient temperature

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




# Error amp. output current (source) vs. ambient temperarure


Vcc=3.3V, Rτ=12kΩ (fosc=500kHz)



# Charge current of CS1 (source) vs. ambient temperature Vcc=3.3V, RT=12k $\Omega$ (fosc=500kHz)




# Charge current of CS2 (sink) vs. ambient temperature Vcc=3.3V, RT=12k $\Omega$ (fosc=500kHz)




### Output duty cycle vs. CS voltage (ch. 1)

Vcc=3.3V, Ta=25°C




### Output duty cycle vs. CS voltage (ch. 2)

Vcc=3.3V, Ta=25°C




# Maximum duty cycle vs. oscillation frequency (ch. 1) $Vcc{=}3.3V,\,Ta{=}25^{\circ}C$




### Output duty cycle vs. oscillation frequency (ch. 1)

Vcc=3.3V, Ta=25°C




# Output duty cycle vs. oscillation frequency (ch. 2)

Vcc=3.3V, Ta=25°C




# Maximum duty cycle vs. oscillation frequency (ch. 2)

Vcc=3.3V, Ta=25°C




# Maximum duty cycle vs. ambient temperature (ch. 1)

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




# Maximum duty cycle vs. ambient temperature (ch. 2)

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)




# OUT1 terminal source current vs. H level output voltage

Ta=25°C



OUT2 terminal source current vs. H level output voltage Ta=25°C




# OUT1 terminal source current vs. H level output voltage Vcc=3.3V


-100 -100 -150 -200 -250 

Vcc-VOUT1 [V]


# OUT2 terminal source current vs. H level output voltage Vcc=3.3V




OUT1 terminal source current vs. H level output voltage VCC=12V




OUT2 terminal source current vs. H level output voltage




OUT1 terminal sink current vs. L level voltage




OUT2 terminal sink current vs. L level voltage



OUT1 terminal rise time vs. supply voltage Vcc




OUT2 terminal rise time vs. supply voltage Vcc




### OUT1 terminal fall time vs. supply voltage Vcc

CL=1000pF




### OUT2 terminal fall time vs. supply voltage Vcc

CL=1000pF




# Operating mode supply current vs. oscillation frequency


Ta=25°C




## Operating mode supply current vs. ambient temperature




### UVLO ON threshold vs. ambient temperature



### PGS terminal on resistance vs. ambient temperature



### PGS terminal current vs. voltage




vcc=1.8V

vcc=1.5V

2.0

# PGS terminal threshold voltage of VCC vs. ambient temperature



# CS1 internal discharge switch current vs. voltage

1.0

1.5


VPGS [V]

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)

0.5


10

0.0




# CS2 internal discharge switch current vs. voltage

Vcc=3.3V, RT=12k $\Omega$  (fosc=500kHz)



# Error amplifier gain and phase vs. frequency



### ■ Description of each circuit

### 1. Reference voltage circuit (VREF)

This circuit generates the reference voltage of 1.00V (ch1: ±1%; ch2, 3: ±2%) compensated in temperature from Vcc voltage, and is connected to the non-inverting input of the error amplifier. This voltage cannot be observed directly because an external pin for this purpose is not provided.

## 2. Regulated voltage circuit (VREG)

This circuit generates 2.20V±1% based on the reference voltage VREF, and is used as the power supply of the internal IC circuits. This voltage is generated when the supply voltage, VCC, is input. The VREG voltage also is used as a regulated power supply for soft start and others. The output current for external circuit should be within 1mA. A capacitor connected between VREG pin and GND pin is necessary to stable the VREF voltage (To determine capacitance, refer to recommended operating conditions). The VREG voltage is regulated in VCC voltage of 2.4V or above.

## 3. Oscillator

The oscillator generates a triangular waveform by charging and discharging the built-in capacitor. A desired oscillation frequency can be set by the value of the resistor connected to the RT pin (Fig. 1). The built-in capacitor voltage oscillates between approximately 0.82V and 1.38V at fosc=500kHz (that of ch1 and ch2 are slightly different) with almost the same charging and discharging gradients (Fig. 2). You can set the desired oscillation frequency by changing the gradients using the resistor connected to the RT pin. (Large RT: low frequency, small RT: high frequency) The oscillator waveform cannot be observed from the outside because a pin for this purpose is not provided. The RT pin voltage is approximately 1V DC in normal operation. The oscillator output is connected to the PWM comparator.

#### 4. Error amplifier circuit

The error amplifiers 1, 2, 3 have inverting input pins of IN1– pin (Pin 14), IN2– pin (Pin 4) and IN3– pin (Pin 2). The non-inverting input is internally connected to the reference voltage VREF of the error amplifier 1 (1.00V±1%; 25°C) and the error amplifiers 2, 3 (1.00V±2%; 25°C). The FB pins (Pin1, Pin15) are the output of the error amplifiers. An external RC network is connected between FB pin and IN– pin for gain and phase compensation setting. The error amplifier 3 can be used for a series regulator.




Fig. 1




Fig. 2




Fig. 3

### 5. PWM comparator

The PWM output generates from the oscillator output, the error amplifier output (FB1, FB2) and CS voltage (CS1, CS2) (Fig. 4). The oscillator output is compared with the preferred lower voltage between FB1 and CS1 for ch1. While the preferred voltage is lower than oscillator output, the PWM output is low. While the preferred voltage is higher than oscillator output, the PWM output is high. Since the phase of Ch2 is the opposite phase of Ch1, higher voltage between FB2 and CS2 is preferred and while the preferred voltage is lower than the oscillator output, the PWM output 2 is high. (Cannot be observed externally) The output polarity of OUT1, OUT2 changes according to the condition of SEL pin. (See Fig. 6) The maximum duty cycle (DMAX1, DMAX2) is internally set approximately 85%. Note that the maximum duty cycle depends on operation frequencies. (See the characteristics curve: Output duty cycle vs. oscillation frequency)

#### 6. Soft start function

This IC has a soft start function to protect DC-to-DC converter circuits from damage when starting operation. CS1 pin (Pin10) and CS2 pin (Pin7) are used for soft start function of ch1 and ch2 respectively. (Fig. 5) When the supply voltage is applied to the VCC pin and UVLO is cancelled, the capacitor Ccs1 and Ccs2 is charged by the internal constant current sources (2 $\mu$ A, typ.). Then, the CS1 voltage gradually increases, and the CS2 voltage gradually decreases. Since the CS1, and CS2 are connected to the PWM comparator, the pulses gradually widen and then the soft start function operates. (Fig. 6)




Fig. 4





Fig. 5






Fig. 6

### 7. Timer latch short-circuit protection circuit

This IC has the timer latch short-circuit protection circuit. The circuit cuts off the output of all channels when the output voltage of DC-to-DC converter drops due to short circuit or overload. Delay time of the timer latch mode is set by a counter system in the internal circuit, therefore, no external parts are necessary. When one of the output voltage of the DC-to-DC converter drops due to a short circuit or overload, the FB1 and FB3 pin voltage increases up to around the VREG voltage for ch1 and ch3, or the FB2 pin voltage drops down to around 0V for ch2.

The counter system operates when the FB1 or FB3 pin voltage exceeds the timer latch threshold voltage of 2.0V(max.) or FB2 pin voltage falls below timer latch threshold voltage of 0.2V(min.). The counter system counts oscillator waveform. If this system counts the oscillation cycles of 2<sup>16</sup> times (TL pin: GND, 16th stage counter) or 2<sup>17</sup> times (TL pin: VREG, 17th stage counter), this circuit detects short circuit. Then the IC is set to off latch mode and the output of all channels is shut off and the current consumption becomes 2.5mA (typ.). (Fig. 7) If the DC-to-DC converters return to normal before counter system counts 2<sup>16</sup> or 2<sup>17</sup>, counter is reset.

The period (tp) between the occurrences of short-circuit in the converter output and setting to off latch mode can be calculated by the following equations:

tp [s] = 
$$2^{16} \times \frac{1}{\text{fosc}}$$
 TL pin: GND

tp [s] = 
$$2^{17} \times \frac{1}{\text{fosc}}$$
 TL pin: VREG

Example. When fosc=500kHz and TL pin to GND, the period tp is:  $tp=2^{16}\times 1/500kHz=0.131sec.$ 

You can reset off latched mode of the short-circuit protection by either of the following ways to 1) CS pins, or 2) VCC pin:


- 1) Set the CS pin of the cause of off latch mode as follows. CS1 pin voltage = 0V, CS2 pin voltage = VREG
- 2) Vcc voltage is below UVLO off threshold voltage (2.1V typ.). Connect the TL pin to either VREG or GND. If TL pin is opened, the counter operation is unstable.

## 8. Output circuit

The IC contains a push-pull output stage and can directly drive MOSFETs. The maximum peak current of the output stage is sink current of +150mA, and source current of -400mA. The IC can also drive NPN and PNP transistors. The maximum current in such cases is ±50mA. You must design the output current considering the rating of power dissipation. (See "Design advice".)

#### 9. Undervoltage lockout circuit

The IC contains an undervoltage lockout circuit to protect the circuit from the damage caused by malfunctions when the supply voltage drops. When the supply voltage rises from 0V, the IC starts to operate at Vcc of 2.2V (typ.) and outputs generate pulses. If a drop of the supply voltage occurs, it stops output at Vcc of 2.1V (typ.). When it occurs, the CS1 pin is turned to low level and the CS2 pin to high level, and then these pins are reset.






Fig. 7


### 10. PGS circuit

The PGS pin is an open drain output of Nch MOSFET for transmitting fault signals of the power supply. The PGS circuit is enabled when Vcc voltage is over the operating threshold voltage (approximately 1V). The Nch MOSFET turns ON and the PGS pin is connected to GND if any of the following three conditions occurs:

1) the Vcc voltage is below the threshold voltage (Vcc increasing: 2.35V typ.; Vcc decreasing: 2.25V typ.), 2) UVLO turns on (Vcc=2.1V or below), 3) IC is off latch mode. The operation sequence is shown in Fig. 8.

As shown in Fig. 8, in the case of increasing the Vcc voltage with the voltage V applied to the PGS pin, when the Vcc voltage reaches 1V, PGS circuit is enabled and detects that the Vcc voltage is not enough high. Then PGS circuit turns the Nch MOSFET on and output fault signal. The fault signal is cancelled when the Vcc voltage exceeds 2.35V (typ.). In the case that the Vcc voltage exceeds 2.53V (typ.) and the IC is off latch mode, the PSG circuit detects it as abnormal and the Nch MOSFET is turned on.

In the case of decreasing the Vcc voltage, the circuit sends out fault signals when the Vcc voltage is below 2.25V (typ.) and continues to output until the Vcc voltage reaches below the PGS circuit operation threshold voltage of approximately 1V. (Under the Vcc voltage of 1V, the circuit does not operate normally.)






Fig. 8

### ■ Design advice

### 1. Setting the oscillation frequency

As described in item 1, "Description of each circuit," a desired oscillation frequency can be determined by the value of the resistor connected to the RT pin. When designing an oscillation frequency, you can set any frequency between 300kHz and 1.5MHz. You can obtain the oscillation frequency from the characteristic curve "Oscillation frequency (fosc) vs. timing resistor resistance (RT)" or the value can be approximately calculated by the following expression.

fosc = 
$$4050 \times RT^{-0.86}$$

$$RT = \left(\frac{4050}{\text{fosc}}\right)^{1.16}$$
 fosc: Oscillation frequency [kHz] 
$$RT: \text{ Timing resistor } [k\Omega]$$

This expression, however, can be used for rough calculation, the obtain value is not guaranteed. The operation frequency varies due to the conditions such as tolerance of the characteristics of the ICs, influence of noises, or external discrete components. When determining the values, examine the effectiveness of the values in an actual circuit. The timing resistor  $R \tau$  should be wired to the GND pin as shortly as possible because the RT pin is a high impedance pin and is easy affected by noises.

### 2. Determining soft start period

The period from the start of charging the capacitor Ccs to widening n% of output duty cycle can be roughly calculated by the following expression: (see Fig. 5 for symbols)


$$t[s] = \frac{VCS2n \times CCS1}{ICS1}$$
 For CS1 pin

$$t[s] = \frac{(VREG - VCS2n) \times CCS1}{ICS2}$$
 For CS2 pin

CCS1, CCS2: Capacitance connected to the CS1 or CS2 pin [ $\mu$ F] ICS1, ICS2: CS charge current [ $\mu$ A] (2 $\mu$ A typ.)

VCS1n and VCS2n are the voltage of the CS1 and CS2 pins in n% of output duty cycle, and vary in accordance with operating frequency. The value can be obtained from the characteristic curve "Output duty cycle vs. Cs voltage"

The charging of the Ccs1 and Ccs2 starts after the UVLO is unlocked. Therefore, the period from power-on of Vcc to widening n% of output duty cycle is the sum of t0 and t. To reset the soft start function, the supply voltage Vcc is lowered below the UVLO voltage (2.1V typ.) and then the internal switch discharges the CS capacitor. The characteristics of the internal switch for discharge are shown in following the characteristics curves of "Characteristics of CS1 internal discharge switch current vs. voltage" and "Characteristics of CS2 internal discharge switch current vs. voltage". Therefore, when determining the period of soft start at restarting the power supply, consider the characteristics carefully.



### 3. Determining the output voltage of DC-DC converters

The ways to determine the output voltage of the DC-DC converter of each channel is shown in Fig. 10 and the following equations.

### For ch1:

The output voltage of a boost circuit is determined by:

$$Vout1 = \frac{R1 + R2}{R2} \times VREF$$

### For ch2:

The output voltage of an inverting circuit is determined by:

$$Vout2 = \frac{R3 + R4}{R3} \times VREF - \frac{R4}{R3} \times VREG$$

The ratio of resistances is determined by:

$$\frac{R3}{R3} = \frac{VREG - VREF}{Vout2 + VREF}$$

(Use the absolute value of the Vout2 voltage.)

#### For ch3:

The output voltage of a series regulator is determined by:

$$Vout3 = \frac{R5 + R6}{R6} \times VREF$$

# 4. Restriction of external discrete components and recommended operating conditions

To achieve a stable operation of the IC, the value of external discrete components connected to VCC, VREG, CS pins should be within the recommended operating conditions. And the voltage and current applied to each pin should be also within the recommended operating conditions. If the pin voltage of OUT1, OUT2, or VREG becomes higher than the VCC pin voltage, the current flows from the pins to the VCC pin because parasitic three diode exist between the VCC pin and these pins. Be careful not to allow this current to flow.

### 5. Loss calculation of IC

Since it is difficult to measure IC loss directly, the calculation to obtain the approximate loss of the IC connected directly to a MOSFET is described below.

When the supply voltage is Vcc, the current consumption of the IC is Icca, the total input gate charge of the driven MOSFET is Qg and the switching frequency is fsw, the total loss Pd of the IC can be calculated by:

$$Pd = Vcc \times (Icca + Qg \times fsw).$$

The value in this expression is influenced by the effects of the dependency of supply voltage, the characteristics of temperature, or the tolerance of parameter. Therefore, evaluate the appropriateness of IC loss sufficiently considering the range of values of above parameters under all conditions.

#### Example:

Icca=3.0mA for Vcc=3.3V in the case of a typical IC from the characteristics curve. Qg=6nC, fsw=500kHz, the IC loss "Pd" is as follows.

$$Pd = 3.3 \times (3.0 \text{mA} + 6 \text{nC} \times 500 \text{kHz}) = 19.8 \text{mW}$$

If two MOSFETs are driven under the same condition for 2 channels, Pd is as follows:

$$Pd = 3.3 \times \{3.0 \text{mA} + 2 \times (6 \text{nC} \times 500 \text{kHz})\} = 29.7 \text{mW}$$





Fig. 10

# ■ Application circuit



Parts tolerances characteristics are not defined in the circuit design sample shown above. When designing an actual circuit for a product, you must determine parts tolerances and characteristics for safe and economical operation.