December 2006

FDMA1025P Dual P-Channel PowerTrench[®] MOSFET -20V, -3.1A, 105mΩ

Features

FAIRCHILD

- Max $r_{DS(on)}$ = 155m Ω at V_{GS} = -4.5V, I_D = -3.1A
- Max r_{DS(on)} = 220mΩ at V_{GS} = -2.5V, I_D = -2.3A
- Low profile 0.8mm maximum in the new package MicroFET 2X2 mm'
- RoHS Compliant



General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2X2 package offers exceptional thermal performance for its physical size and well suited to linear mode applications.

Application

DC - DC Conversion

D2

PIN 1 S1 G1

Symbol	Parameter		Ratings	Units	
V _{DS}	Drain to Source Voltage		-20	V	
V _{GS}	Gate to Source Voltage		±12	V	
1	Drain Current -Continuous	(Note 1a)	-3.1	^	
D	-Pulsed		-6	- A	
D	Power Dissipation for Single Operation	(Note 1a)	1.4	w	
PD	Power Dissipation	(Note 1b)	0.7	vv	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		–55 to +150	°C	

Thermal Characteristics

R_{\thetaJA}	Thermal Resistance Single Operation, Junction to Ambient	(Note 1a)	86	
R_{\thetaJA}	Thermal Resistance Single Operation, Junction to Ambient	(Note 1b)	173	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance Dual Operation, Junction to Ambient		69	C/VV
R_{\thetaJA}	Thermal Resistance Dual Operation, Junction to Ambient		151	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
025	FDMA1025P	MLP2X2	7"	8mm	3000 units

D1


G2

S2

FDMA1025P
Dual P-Channel
PowerTrench [®]
MOSFET

	Test Conditions	Min	Тур	Max	Units
cteristics					
Drain to Source Breakdown Voltage	I _D = -250μA, V _{GS} = 0V	-20			V
Breakdown Voltage Temperature Coefficient	$I_D = -250\mu A$, referenced to 25°C		14		mV/°C
	V _{DS} = -16V,			-1	
Zero Gate Voltage Drain Current	$V_{GS} = 0V$ $T_J = 125^{\circ}C$			-100	μA
Gate to Source Leakage Current	$V_{GS} = \pm 12V, V_{DS} = 0V$			±100	nA
cteristics					
Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.9	-1.5	V
Gate to Source Threshold Voltage	$I_D = -250 \mu A$, referenced to 25°C		-3.8		mV/°C
	$V_{GS} = -4.5V, I_D = -3.1A$		88	155	
Drain to Source On Resistance	$V_{GS} = -2.5V, I_D = -2.3A$		144	220	mΩ
	$V_{GS} = -4.5V, I_D = -3.1A, T_J = 125^{\circ}C$		121	220	
Forward Transconductance	$V_{DS} = -5V, I_D = -3.1A$		6.2		S
Characteristics					
T			340	450	pF
			80	105	pF
	-t = 1MHz		45	70	pF
Turn-On Delay Time	$V_{-} = 10V_{-} = 3.10$		5	10	ns
Rise Time			14	26	ns
	- GS, GEN				ns
Fall Time			8	16	ns
Total Gate Charge at 4.5V	$V_{GS} = 0V \text{ to } -4.5V$ $V_{DD} = -10V$		3.4	4.8	nC
Osta ta Osuma Osta Obama	$I_{\rm D} = -3.1$ A		0.8		nC
Gate to Source Gate Charge	B				
Gate to Source Gate Charge Gate to Drain "Miller" Charge			1.0		nC
			1.0		nC
Gate to Drain "Miller" Charge	V _{GS} = 0V, I _S = -1.1A (Note 2)		-0.8	-1.2	nC V
Gate to Drain "Miller" Charge	$V_{GS} = 0V, I_S = -1.1A$ (Note 2) $I_F = -3.1A, di/dt = 100A/\mu s$			-1.2 26	
	Cteristics Gate to Source Threshold Voltage Gate to Source Threshold Voltage Temperature Coefficient Drain to Source On Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	Gate to Source Leakage Current $V_{GS} = \pm 12V, V_{DS} = 0V$ cteristicsGate to Source Threshold Voltage Temperature Coefficient $V_{GS} = V_{DS}, I_D = -250\mu A$ Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A, V_{GS} = -4.5V, I_D = -3.1A, V_{GS} = -4.5V, I_D = -3.1A, V_{GS} = -4.5V, I_D = -3.1A, T_J = 125°C$ Forward Transconductance $V_{DS} = -5V, I_D = -3.1A$ Characteristics $V_{DS} = -5V, I_D = -3.1A$ Input Capacitance $V_{DS} = -5V, I_D = -3.1A$ Output Capacitance $V_{DS} = -10V, V_{GS} = 0V, f = 1MHz$ Characteristics $V_{DD} = -10V, I_D = -3.1A$ Turn-On Delay Time $V_{DD} = -10V, I_D = -3.1A$ Rise Time $V_{DD} = -10V, I_D = -3.1A$ Turn-Off Delay Time $V_{DD} = -10V, I_D = -3.1A$	Gate to Source Leakage CurrentV GS = ±12V, VDS = 0VcteristicsGate to Source Threshold Voltage Temperature Coefficient $V_{GS} = V_{DS}$, $I_D = -250\mu A$, referenced to 25°C -0.4 Drain to Source On Resistance $V_{GS} = -4.5V$, $I_D = -3.1A$ $V_{GS} = -2.5V$, $I_D = -2.3A$ $V_{GS} = -4.5V$, $I_D = -3.1A$ Drain to Source On Resistance $V_{DS} = -4.5V$, $I_D = -3.1A$ $V_{GS} = -4.5V$, $I_D = -3.1A$ Drain to Source On Resistance $V_{DS} = -5V$, $I_D = -3.1A$ $V_{DS} = -5V$, $I_D = -3.1A$ CharacteristicsInput Capacitance $V_{DS} = -10V$, $V_{GS} = 0V$, $f = 1MHz$ $I_{Characteristics}$ CharacteristicsTurn-On Delay Time $V_{DD} = -10V$, $I_D = -3.1A$ $I_{Characteristics}$ Turn-Off Delay Time $V_{DS} = -4.5V$, $R_{GEN} = 6\Omega$ $I_{Characteristics}$	Gate to Source Leakage Current $V_{GS} = \pm 12V, V_{DS} = 0V$ CteristicsGate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = -250\mu A$ -0.4 -0.9 Gate to Source Threshold Voltage $I_D = -250\mu A$, referenced to $25^{\circ}C$ -3.8 Temperature Coefficient $V_{GS} = -4.5V, I_D = -3.1A$ 88Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 88V_{GS} = -4.5V, I_D = -3.1A, T_J = 125^{\circ}C121Forward Transconductance $V_{DS} = -5V, I_D = -3.1A$ 6.2CharacteristicsInput Capacitance $V_{DS} = -10V, V_{GS} = 0V, f = 1MHz$ Output Capacitance $V_{DS} = -10V, V_{GS} = 0V, f = 1MHz$ 340Characteristics45Turn-On Delay Time $V_{DD} = -10V, I_D = -3.1A, V_{GS} = 6\Omega$ 14Turn-Off Delay Time1314	Gate to Source Leakage Current $V_{GS} = \pm 12V, V_{DS} = 0V$ ± 100 cteristics Gate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = -250\mu A$ -0.4 -0.9 -1.5 Gate to Source Threshold Voltage $I_D = -250\mu A$, referenced to 25° C -3.8 -3.8 -3.8 Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 88 155 Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 88 155 Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 88 155 Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 88 155 Drain to Source On Resistance $V_{GS} = -4.5V, I_D = -3.1A$ 6.2 $Characteristics$ Input Capacitance $V_{DS} = -5V, I_D = -3.1A$ 6.2 $Characteristics$ Input Capacitance $V_{DS} = -10V, V_{GS} = 0V, f = 1MHz$ 340 450 Output Capacitance $V_{DS} = -10V, V_{GS} = 0V, f = 1MHz$ 340 450 Characteristics 45 70 $Characteristics$ 45 70 Turn-On Delay Tim


2: Pulse Test: Pulse Width < 300μ s, Duty cycle < 2.0%.



FDMA1025P Rev.B

3

www.fairchildsemi.com





www.fairchildsemi.com

FDMA1025P Dual P-Channel PowerTrench[®] MOSFET

1.80

0.50

0.10

2.25


0.42 TYP.

0.80

1.00

0.65 TYP

0.42



FDMA1025P Rev.B

www.fairchildsemi.com

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ ActiveArray™ Bottomless™ Build it Now[™] CoolFET™ **CROSSVOLT™** DOME™ **EcoSPARK™** E²CMOS™ EnSigna™ FACT® FAST® FASTr™ FPS™ FRFET™

FACT Quiet Series™ GlobalOptoisolator™ **GTO™** HiSeC™ I²C™ i-Lo™ ImpliedDisconnect[™] IntelliMAX[™] **ISOPLANAR™** LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSXPro™ Across the board. Around the world.™

OCX™ OCXPro™ **OPTOLOGIC**[®] OPTOPLANAR™ PACMAN™ POP™ Power247™ PowerEdge™ PowerSaver™ PowerTrench[®] **QFET**® QS™ QT Optoelectronics[™] Quiet Series[™] RapidConfigure[™] RapidConnect[™] µSerDes™ ScalarPump™

SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TCM™ TinyBoost™ TinyBuck™ TinyPWM™ TinyPower™ TinyLogic® TINYOPTO™ TruTranslation™ UHC®

UniFET™ **UltraFET**® VCX™ Wire™

DISCLAIMER

DISCLAIMEN FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, DESCRIPTION OF THE MADDAINTY THEORY OF THE MADDAINTY THEORY OF THE PRODUCT. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

The Power Franchise®

Programmable Active Droop[™]

THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.