

### ICS840024I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

#### GENERAL DESCRIPTION




The ICS840024I is a 4 output LVCMOS/LVTTL Synthesizer optimized to generate Ethernet reference clock frequency and is a member of the HiPerClocks™ family of high performance clock solutions from ICS. The ICS840024I uses ICS' 3<sup>rd</sup>

generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter, easily meeting Ethernet jitter requirements. The ICS840024I is packaged in a small 20-pin TSSOP package.


#### **FEATURES**

- Four LVCMOS/LVTTL outputs, 15Ω typical output impedance
- Selectable crystal oscillator interface or LVCMOS single-ended input
- Supports the following output frequency: 125MHz
- RMS phase jitter @ 125MHz (1.875MHz 20MHz): 0.60ps (typical)
- Output supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- -40°C to 85°C ambient operating temperature

#### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



#### ICS840024I 20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body **G Package** 

G Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



### ICS840024I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2, 9, 20	nc	Unused		No connect.
3	nXTAL_SEL	Input	Pulldown	Selects between the crystal or TEST_CLK inputs as the PLL reference source. When HIGH, selects TEST_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
4	TEST_CLK	Input	Pulldown	Single-ended LVCMOS/LVTTL clock input.
5	OE	Input	Pullup	Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the otuputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	PLL Bypass. When LOW, the output is driven from the VCO output.  When HIGH, the PLL is bypassed and the output frequency = reference clock frequency/N output divider.  LVCMOS/LVTTL interface levels.
8	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
10	V <sub>DD</sub>	Power		Core supply pin.
11, 12	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.
13, 19	GND	Power		Power supply ground.
14, 15 17, 18	Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels. $15\Omega$ typical output impedence.
16	$V_{\scriptscriptstyle DDO}$	Power		Output supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
		$V_{DD}$ , $V_{DDA}$ , $V_{DDO} = 3.465V$		TBD		pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{DD}, V_{DDA} = 3.465V, V_{DDO} = 2.625V$		TBD		pF
		$V_{DD}$ , $V_{DDA}$ , $V_{DDO} = 2.625V$		TBD		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ
R <sub>out</sub>	Output Impedance			15		Ω

# Integrated Circuit Systems, Inc.

### ICS840024I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 73.2°C/W (0 Ifpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DDD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			75		mA
I <sub>DDA</sub>	Analog Supply Current			6		mA
I <sub>DDO</sub>	Output Supply Current			3		mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{\scriptscriptstyle DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			75		mA
I <sub>DDA</sub>	Analog Supply Current			6		mA
I <sub>DDO</sub>	Output Supply Current			3		mA

Table 3C. Power Supply DC Characteristics,  $V_{DDD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current			70		mA
I <sub>DDA</sub>	Analog Supply Current			6		mA
I <sub>DDO</sub>	Output Supply Current			3		mA



### ICS840024I

### FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

Table 3D. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , or  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input	OE, MR, nPLL_SEL, nXTAL_SEL,		2		V <sub>DD</sub> + 0.3	V
III	High Voltage	TEST_CLK		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input	OE, MR, nPLL_SEL, nXTAL_SEL,		-0.3		0.8	٧
IL	Low Voltage	TEST_CLK		-0.3		1.3	V
	Input	OE	$V_{DD} = V_{IN} = 3.465V \text{ or}$ 2.625V			5	μA
I I <sub>IH</sub>	High Current	nPLL_SEL, MR, nXTAL_SEL, TEST_CLK	$V_{DD} = V_{IN} = 3.465V \text{ or}$ 2.625V			150	μA
	Input	OE	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
I IIL	Low Current	nPLL_SEL, MR, nXTAL_SEL, TEST_CLK	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = 3.3V \pm 5\%$	2.6			V
V <sub>OH</sub>			$V_{DDO} = 2.5V \pm 5\%$	1.8			V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	$V_{DDO} = 3.3V \text{ or } 2.5V \pm 5\%$			0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, Output Load Test Circuit.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Ft	undamenta	ıl	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pf parallel resonant crystal.

### Integrated Circuit Systems, Inc.

### ICS840024I

### FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL Frequency Synthesizer

Table 5A. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			125		MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
tjit(Ø)	RMS Phase Jitter (Random); NOTE 2	Intergration Range 1.875MHz - 20MHz		0.60		ps
t_	PLL Lock Time			TBD		ms
$t_R/t_F$	Output Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			125		MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Intergration Range 1.875MHz - 20MHz		0.55		ps
t <sub>L</sub>	PLL Lock Time			TBD		ms
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{DDO}/2$ .

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

**Table 5C. AC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			125		MHz
tsk(o)	Output Skew; NOTE 1, 3			TBD		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 2	Intergration Range 1.875MHz - 20MHz		0.50		ps
t_	PLL Lock Time			TBD		ms
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		400		ps
odc	Output Duty Cycle			50		%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{\mbox{\tiny DDO}}/2$ . NOTE 2: Please refer to the Phase Noise Plot.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




### ICS840024I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL Frequency Synthesizer





### Typical Phase Noise at 125MHz (3.3V/2.5V)






### ICS840024I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER







### ICS840024I


FEMTOCLOCKS<sup>TM</sup>CRYSTAL-TO-LVCMOS/LVTTL Frequency Synthesizer

### PARAMETER MEASUREMENT INFORMATION







#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




#### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



RMS PHASE JITTER



#### **OUTPUT SKEW**



#### **OUTPUT RISE/FALL TIME**

### ICS840024I

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840024I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DD}}, V_{\text{DDA}},$  and  $V_{\text{DDO}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$ .





FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS840024I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in  $\it Figure~2$ 

below were determined using a 25MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.





### ICS840024I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

### **RELIABILITY INFORMATION**

### Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

### $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS840024I is: 3085

FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

#### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MIN	MAX
N	2	0
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



### ICS840024I

## FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS840024AGI	TBD	20 Lead TSSOP	72 per tube	-40°C to 85°C
ICS840024AGIT	TBD	20 Lead TSSOP on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.