


HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

Features

 True Dual-Ported memory cells which allow simultaneous access of the same memory location 	 Full synchronous operation on both ports 3.5ns setup to clock and 0ns hold on all control, data, and
 High-speed clock to data access 	address inputs
– Commercial: 6.5/7.5/9ns (max.)	 Data input, address, and control registers
– Industrial: 7.5ns (max.)	 Fast 6.5ns clock to data out in the Pipelined output mode
 Low-power operation 	 Self-timed write allows fast cycle time
– IDT709359/49L	 10ns cycle time, 100MHz operation in Pipelined output mode
Active: 925mW (typ.)	 Separate upper-byte and lower-byte controls for
Standby: 2.5mW (typ.)	multiplexed bus and bus matching compatibility
 Flow-Through or Pipelined output mode on either Port via 	 TTL- compatible, single 5V (±10%) power supply
the FT/PIPE pins	 Industrial temperature range (-40°C to +85°C) is
 Counter enable and reset features 	available for 83 MHz
 Dual chip enables allow for depth expansion without 	Available in a 100-pin Thin Quad Flatpack (TQFP) package
additional logic	and a 100-pin fine pitch Ball Grid Array (fpBGA)

T



Functional Block Diagram

NOTE:


1. A12 is a NC for IDT709349.

IDT709359/49L

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Description

The IDT709359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT709359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{CE}0$ and CE_1 , permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 925mW of power.



Pin Configurations^(1,2,3,4)

- 1. A12 is a NC for IDT709349.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Configurations (con't.)^(1,2,3,4)

709359/49BF BF100⁽⁵⁾

100-Pin fpBGA Top View⁽⁶⁾

06/28/02				Тор	View ⁽⁶⁾				
A1	a2		A4	^{A5}	^{A6}	^{A7}	a8	a9	a10
A8R	A11r		CNTRSTR	GND	GND	GND	I/O13R	I/O10r	I/O17R
^{B1}	^{B2}	b3	B4	^{b5}	-	³⁷	в8	b9	b10
A6R	A7R	A10r	A12R ⁽¹⁾	R/Wr		PL/FTr	I/O12R	I/O9r	I/O6R
С1	C2	C3	C4	C5	C6	C7	C8	C9	С10
Азк	A4R	A5R	A9R	CE1R	I/O16R	I/O15R	I/O11R	I/O7R	I/O3R
D1	d2	D3	D4	d5	D6	D7	d8	d9	d10
Aor	CLKr	A1R	A2R	LBr	CEOR	I/O14R	I/O8r	I/O5r	I/O1r
^{E1}	e2	E3	E4	e5	^{E6}	e7	e8	e9	E10
GND	ADSr	<u>CNTEN</u> r	A1L	ADSl	GND	I/O4r	I/O2r	I/Oor	Vcc
^{F1}	F2	F3	F4	F5	^{F6}	F7	f8	F9	f10
GND	CLKL	Aol	A3∟	Vcc	GND	Vcc	I/O2l	I/O1L	I/Ool
G1	G2	G3	G4	_{G5}	G6	G7	G8	^{G9}	G10
CNTEN∟	A4L	A7L	UBL	GND	I/O13L	NC	I/O4L	GND	І/Озь
H1	H2	H3		H5	h6	H7	h8	H9	h10
A2L	A6L	A11L		CNTRST∟	I/O15l	I/O9∟	I/O7l	I/O6L	I/O5l
J1	J2	J3	J4	J5	^{J6}	J7	j8	^{J9}	J10
A5L	A9L	A12L ⁽¹⁾	R∕₩L	OEL	PL∕FT∟	I/O12L	I/O10L	GND	I∕O8L
K1	K2	K3	K4	к5	K6	к7	к8	к9	к10
A8L	A10L	LBL	CE1L	Vcc	Vcc	I/O16L	I/O14L	I/O11L	І/О17∟

5633 drw 03

- 1. A12 is a NC for IDT709349.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

IDT709359/49L High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Pin Names

Left Port	Right Port	Names
CEOL, CE1L	\overline{CE} OR, CE1R	Chip Enables ⁽³⁾
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A12L ⁽¹⁾	A0R - A12R ⁽¹⁾	Address
I/O0L - I/O17L	1/00r - 1/017r	Data Input/Output
CLKL	CLKR	Clock
ŪBL	ŪBR	Upper Byte Select ⁽²⁾
LB L	LB R	Lower Byte Select ⁽²⁾
ADSL	AD SR	Address Strobe
		Counter Enable
CNTRSTL	CNTRST R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline
N	/cc	Power (5V)
G	ND	Ground (0V)
		5633 tbl 01

Industrial and Commercial Temperature Ranges

5633 tbl 02

NOTES:

- A12 is a NC for IDT709349.
 IB and UB are single buffered regardless of state of FT/PIPE.
- 3. $\overline{CE}o$ and CE1 are single buffered when $\overline{FT}/PIPE = V_{IL}$, \overline{CE} o and CE1 are double buffered when \overline{FT} /PIPE = VIH, i.e. the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control ^{(1,}	Truth	Table	I—Read/Write	and Enable	Control ^(1,2,3)
--	-------	-------	--------------	------------	-----------------------------------

ŌĒ	CLK	CE0 ⁽⁵⁾	CE1 ⁽⁵⁾	UB ⁽⁴⁾	LB ⁽⁴⁾	R/W	Upper Byte I/O9-17	Lower Byte I/O0-8	Mode
Х	\uparrow	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	\uparrow	Х	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	\uparrow	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	\uparrow	L	Н	L	Н	L	DATAN	High-Z	Write to Upper Byte Only
Х	\uparrow	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	\uparrow	L	Н	L	L	L	DATAN	DATAIN	Write to Both Bytes
L	\uparrow	L	Н	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	\uparrow	L	Н	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	\uparrow	L	Н	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Н	Х	L	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. OE is an asynchronous input signa

4. LB and UB are single buffered regardless of state of FT/PIPE.

5. CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

Industrial and Commercial Temperature Ranges

5633 tbl 03

5633 tbl 05

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	\uparrow	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	\uparrow	Н	L ⁽⁵⁾	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	\uparrow	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A0	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{CE}_{0} , \overline{LB} , \overline{UB} , and \overline{OE} = VIL; CE1 and R/ \overline{W} = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. ADS and CNTRST are independent of all other signals including CE0, CE1, UB and LB.

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.

Recommended OperatingRecommendedTemperature and Supply Voltage(1)Conditions

Grade	Ambient Temperature ⁽¹⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

 Industrial temperature: for specific speeds, packages and powers contact your sales office.

2. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0(1)	V
VIL	Input Low Voltage	-0.5(2)		0.8	V

NOTES:

5633 tbl 04

1. VTERM must not exceed Vcc + 10%.

2. VIL \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	50	mA
			5633 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	ViN = 3dV	9	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF
				5633 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			70935		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lı	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, V_{IN} = 0V to Vcc	_	5	μA
llo	Output Leakage Current	\overline{CE}_0 = VH or CE1 = VIL, VOUT = 0V to VCC		5	μA
Vol	Output Low Voltage	lol = +4mA	_	0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	-	V

NOTE:

1. At $Vcc \le 2.0V$ input leakages are undefined.

5633 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($Vcc = 5V \pm 10\%$)

						9/49L6 I Only	709359 Com'l		709359 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Тур. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
ICC	Dynamic Operating Current	CEL and CER= VL	COM'L	L	230	430	210	400	185	360	mA
	(Both Ports Active)	Outputs Disabled f = fMAX ⁽¹⁾	IND	L			210	440			
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}_{L} = \overline{CE}_{R} = V_{H}$	COM'L	L	45	115	40	105	35	95	mA
	Level Inputs)	$f = fMAX^{(1)}$	IND	L			40	120			
ISB2	Standby Current (One Port - TTL	$\frac{\overline{C}\overline{E}}{CE} = V \mathbb{L} \text{ and }$	COM'L	L	150	235	135	220	120	205	mA
	Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	L	_		135	235			
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
	(Both Ports - CMOS Level Inputs)	$ \overline{CEL} \ge VCC - 0.2V VIN \ge VCC - 0.2V or VIN \le 0.2V, f = 0(2) $	IND	L			0.5	3.0			
ISB4	Full Standby Current	\overline{CE} "A" $\leq 0.2V$ and	COM'L	L	160	210	130	190	110	170	mA
	(One Port - CMOS Level Inputs)	$ \begin{array}{l} \overline{\text{CE}} \ensuremath{\mathbb{B}}^{\text{\tiny T}} & \geq \ensuremath{\mathbb{V}} \ensuremath{\mathbb{C}} & \sim \ensuremath{\mathbb{O}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{N}} & \geq \ensuremath{\mathbb{V}} \ensuremath{\mathbb{C}} & \sim \ensuremath{\mathbb{O}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{N}} & \leq \ensuremath{\mathbb{O}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{N}} & \leq \ensuremath{\mathbb{O}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{N}} & \leq \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{N}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \ensuremath{\mathbb{C}} \\ \forall \ensuremath{\mathbb{C}} \e$	IND	L			130	205			

5633 tbl 09

NOTES:

 At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 150mA (Typ).
- 5. CEx = VIL means \overline{CE}_{0X} = VIL and CE1x = VIH

CEx = VIH means \overline{CE}_{0X} = VIH or CE1x = VIL

 $CEx \le 0.2V$ means $\overline{CE}_{0x} \le 0.2V$ and $CE_{1x} \ge Vcc - 0.2V$

 $CEx \ge Vcc - 0.2V$ means $\overline{CE}_{0x} \ge Vcc - 0.2V$ or $CE_{1x} \le 0.2V$

"X" represents "L" for left port or "R" for right port.

IDT709359/49L High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

5У

893Ω

5pF*

5633 drw 05

AC Test Conditions

Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	2ns Max.					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	Figures 1, 2 and 3					








Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tскьz, tскнz, tоьz, and tонz). *Including scope and jig.

 $347\Omega \leq$

DATAOUT




Figure 3. Typical Output Derating (Lumped Capacitive Load).

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)⁽³⁾ ($Vcc = 5V \pm 10\%$. TA = 0°C to +70°C)


Symbol			709359/49L6 Com'l Only		709359/49L7 Com'l & Ind		709359/49L9 Com'l Only	
	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽²⁾	19		22		25		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽²⁾	10		12		15		ns
tCH1	Clock High Time (Flow-Through) ⁽²⁾	6.5		7.5		12		ns
taL1	Clock Low Time (Flow-Through) ⁽²⁾	6.5		7.5		12		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	4		5		6		ns
tal2	Clock Low Time (Pipelined) ⁽²⁾	4		5	_	6		ns
tR	Clock Rise Time		3		3		3	ns
tF	Clock Fall Time		3		3		3	ns
tsa	Address Setup Time	3.5	_	4		4	—	ns
tHA	Address Hold Time	0		0		1		ns
tsc	Chip Enable Setup Time	3.5	_	4		4	—	ns
tHC	Chip Enable Hold Time	0	_	0		1	—	ns
tsв	Byte Enable Setup Time	3.5		4		4		ns
tнв	Byte Enable Hold Time	0	_	0		1	—	ns
tsw	R/W Setup Time	3.5	_	4		4	—	ns
tHW	R/W Hold Time	0	_	0		1	-	ns
tsp	Input Data Setup Time	3.5		4		4		ns
tHD	Input Data Hold Time	0	_	0		1	—	ns
tsad	ADS Setup Time	3.5		4		4		ns
thad	ADS Hold Time	0		0		1		ns
tSCN	CNTEN Setup Time	3.5		4		4		ns
tHCN	CNTEN Hold Time	0		0		1		ns
tSRST	CNTRST Setup Time	3.5		4		4		ns
tHRST	CNTRST Hold Time	0		0		1		ns
tOE	Output Enable to Data Valid		6.5		7.5		9	ns
toLz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽²⁾		15		18		20	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾		6.5		7.5		9	ns
tDC	Data Output Hold After Clock High	2		2		2	—	ns
tскнz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
tCKLZ	Clock High to Output Low-Z ⁽¹⁾	2		2		2		ns
Port-to-Port	Delay	•		•		-	-	-
tCWDD	Write Port Clock High to Read Data Delay		24		28		35	ns
toos	Clock-to-Clock Setup Time		9		10		15	ns

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


2. The Pipelined output parameters (tcyc1, tcp1) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE^*x^* = VIL)^{(3,7)}$









- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by \overline{CE}_0 = VIH, CE1 = VIL, following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only.
- 6. If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Timing Waveform of a Bank Select Pipelined Read^(1,2)



Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




NOTES:


- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W, \overline{CNTEN} , and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH.
- 5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

10

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance $^{(1)}$




- 1. \overline{CE}_{0} , \overline{OE} , \overline{UB} , and \overline{LB} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.
- 2. If there is no address change via \overline{ADS} = VIL (loading a new address) or \overline{CNTEN} = VIL (advancing the address), i.e. \overline{ADS} = VIH and \overline{CNTEN} = VIH, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



NOTES:

1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.

- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- Addresses do not have to be accessed sequentially since ADS = Vi∟ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
 Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

^{2.} \overline{CE}_{0} , \overline{UB} , \overline{LB} = VIL; CE1 = VIH.

IDT709359/49L

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

A Functional Description

The IDT709359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}0$ = VIH or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}0$ = VIL and CE1 = VIH to re-activate the outputs.

Depth and Width Expansion

The IDT709359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.




NOTE:

1. A13 is for IDT709359, A12 is for IDT709349.

IDT709359/49L

High-Speed 8/4K x 18 Synchronous Pipelined Dual-Port Static RAM

Ordering Information



NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

IDT Clock Solution for IDT709359/49 Dual-Port

IDT Dual-Port Part Number	Dual-Port I/O Specitications		Clock Specifications				IDT	IDT
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device
709359/49	5	TTL	9pF	40%	100	150ps	FCT88915TT	49FCT805T 49FCT806T 74FCT807T

5633 tbl 12

Datasheet Document History

07/08/02: Initial Public Release 08/18/03: Removed Preliminary status Page 16 Added IDT Clock Solution Table



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-611 6 fax: 408-492-8674 www.idt.com for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.