

## FEATURES:

- N channel FET switches with no parasitic diode to Vcc
  - Isolation under power-off conditions
  - No DC path to Vcc or GND
  - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low R<sub>ON</sub> - 4Ω typical
- Flat R<sub>ON</sub> characteristics over operating range
- Rail-to-rail switching 0 - 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent R<sub>ON</sub> matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth - up to 500MHz
- LVTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in 48-pin QVSOP (S1) package

## APPLICATIONS:

- Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching


## DESCRIPTION:

The QS32XVH384 HotSwitch is a high bandwidth, 20-bit bus switch. The QS32XVH384 has very low ON resistance, resulting in under 250ps propagation delay through the switch. Four banks of five switches are controlled by independent ( $\overline{xOE}$ ), LVTTL-compatible signals for bidirectional data flow with no added delay or ground bounce. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedance at the terminals.

The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS32XVH384 ideal for high performance communications applications.

The QS32XVH384 is characterized for operation from -40°C to +85°C.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

AUGUST 2002

## PIN CONFIGURATION



QVSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Supply Voltage to Ground	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	DC Switch Voltage Vs	-0.5 to +5.5	V
VTERM <sup>(3)</sup>	DC Input Voltage Vin	-0.5 to +5.5	V
VAC	AC Input Voltage (pulse width ≤ 20ns)	-3	V
IOUT	DC Output Current (max. sink current/pin)	120	mA
TSTG	Storage Temperature	-65 to +150	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- All terminals except Vcc .

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $F = 1\text{MHz}$ , $V_{IN} = 0\text{V}$ , $V_{OUT} = 0\text{V}$ )

Symbol	Parameter <sup>(1)</sup>	Typ.	Max.	Unit
C <sub>IN</sub>	Control Inputs	3	5	pF
C <sub>I/O</sub>	Quickswitch Channels (Switch OFF)	4	6	pF
C <sub>I/O</sub>	Quickswitch Channels (Switch ON)	8	12	pF

### NOTE:

- This parameter is guaranteed but not production tested.

## FUNCTION TABLE<sup>(1)</sup>

$\overline{1OE}$	$\overline{2OE}$	$B_0 - B_4$	$B_{15} - B_{19}$	Function
H	H	Z	Z	Disconnect
L	H	$A_0 - A_4$	Z	Connect
H	L	Z	$A_{15} - A_{19}$	Connect
L	L	$A_0 - A_4$	$A_{15} - A_{19}$	Connect
$\overline{3OE}$	$\overline{4OE}$	$B_5 - B_9$	$B_{10} - B_{14}$	Function
H	H	Z	Z	Disconnect
L	H	$A_5 - A_9$	Z	Connect
H	L	Z	$A_{10} - A_{14}$	Connect
L	L	$A_5 - A_9$	$A_{10} - A_{14}$	Connect

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't care  
Z = High-Impedance

## PIN DESCRIPTION

Pin Names	I/O	Description
$A_0 - A_{19}$	I/O	Bus A
$B_0 - B_{19}$	I/O	Bus B
$\overline{1OE}$	I	Output Enable, 0 - 4
$\overline{2OE}$	I	Output Enable, 15 - 19
$\overline{3OE}$	I	Output Enable, 5 - 9
$\overline{4OE}$	I	Output Enable, 10 - 14

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, VCC = 3.3V ±0.3V

Symbol	Parameter	Test Conditions			Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	VCC = 2.3V to 2.7V		1.7	—	—	V
			VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	VCC = 2.3V to 2.7V		—	—	0.7	V
			VCC = 2.7V to 3.6V		—	—	0.8	
IIN	Input Leakage Current (Control Inputs)	0V ≤ VIN ≤ VCC			—	—	±1	µA
IOZ	Off-State Current (Hi-Z)	0V ≤ VOUT ≤ 5V, Switches OFF			—	—	±1	µA
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC = 0V			—	—	±1	µA
RON	Switch ON Resistance	VCC = 2.3V Typical at VCC = 2.5V	VIN = 0V	I <sub>ON</sub> = 30mA	—	6	8	Ω
			VIN = 1.7V	I <sub>ON</sub> = 15mA	—	7	9	
		VCC = 3V	VIN = 0V	I <sub>ON</sub> = 30mA	—	4	6	
			VIN = 2.4V	I <sub>ON</sub> = 15mA	—	5	8	

NOTE:

1. Typical values are at VCC = 3.3V and TA = 25°C.

## TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V




## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ.	Max.	Unit
I <sub>CCQ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub> , f = 0	—	2	8	mA
ΔI <sub>CC</sub>	Power Supply Current <sup>(2,3)</sup> per Input HIGH	V <sub>CC</sub> = Max., V <sub>IN</sub> = 3V, f = 0 per Control Input	—	—	30	μA
I <sub>CCD</sub>	Dynamic Power Supply Current per Output Enable Control Input <sup>(4)</sup>	V <sub>CC</sub> = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	See Typical I <sub>CCD</sub> vs Enable Frequency graph below			

### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to ΔI<sub>CC</sub>.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

## TYPICAL I<sub>CCD</sub> VS ENABLE FREQUENCY CURVE AT V<sub>CC</sub> = 3.3V



## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


T<sub>A</sub> = -40°C to +85°C

Symbol	Parameter	V <sub>CC</sub> = 2.5 ± 0.2V <sup>(1)</sup>		V <sub>CC</sub> = 3.3 ± 0.3V <sup>(1)</sup>		Unit
		Min. <sup>(4)</sup>	Max.	Min. <sup>(4)</sup>	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Data Propagation Delay <sup>(2,3)</sup> Ax to/from Bx	—	0.2	—	0.2	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Switch Turn-On Delay x <sub>OE</sub> to Ax/Bx	1.5	7.5	1.5	7.5	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch Turn-Off Delay x <sub>OE</sub> to Ax/Bx	1.5	7	1.5	7	ns
f <sub>x<sub>OE</sub></sub>	Operating Frequency-Enable <sup>(2,5)</sup>	—	10	—	20	MHz


### NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at C<sub>L</sub> = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for x<sub>OE</sub> control input (pass voltage > V<sub>CC</sub>, V<sub>IN</sub> = 5V, R<sub>LOAD</sub> ≥ 1MΩ, no C<sub>LOAD</sub>).


## SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



*Rail-to-Rail Switching*



*Fast Ethernet Data Switching (LAN Switch)*




*Hot-Swapping*


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS


Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	$2 \times V_{CC}$	V
$V_{IH}$	3	$V_{CC}$	V
$V_T$	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	150	mV
$V_{HZ}$	300	150	mV
$C_L$	50	30	pF



Propagation Delay



Test Circuits for All Outputs



#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.

$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.


#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .

## SWITCH POSITION

Test	Switch
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	$GND$
$t_{PD}$	Open

## ORDERING INFORMATION



## DATA SHEET DOCUMENT HISTORY

8/6/2002    Updated according to PCN Logic-0206-11



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

*for SALES:*  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459