


## 8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT REGISTER

*High-Speed Silicon-Gate CMOS*

The IN74ACT164 is identical in pinout to the LS/ALS164, HC/HCT164. The IN74ACT164 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The IN74ACT164 is an 8-bit, serial-input to parallel-output shift register. Two serial data inputs, A1 and A2, are provided so that one input may be used as a data enable. Data is entered on each rising edge of the clock. The active-low asynchronous Reset overrides the Clock and Serial Data inputs.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A; 0.1  $\mu$ A @ 25°C
- Outputs Source/Sink 24 mA




### ORDERING INFORMATION

IN74ACT164N Plastic

IN74ACT164D SOIC

$T_A = -40^\circ$  to  $85^\circ$  C for all packages

### LOGIC DIAGRAM



PIN 14 =  $V_{CC}$   
PIN 7 = GND

### PIN ASSIGNMENT

A1	1 ●	14	$V_{CC}$
A2	2	13	$Q_H$
QA	3	12	$Q_G$
QB	4	11	$Q_F$
QC	5	10	$Q_E$
QD	6	9	RESET
GND	7	8	CLOCK

### FUNCTION TABLE

Reset	Clock	Inputs		Outputs			
		A1	A2	$Q_A$	$Q_B$	$...$	$Q_H$
L	X	X	X	L	L	...	L
H	—	X	X	no change			
H	—	H	D	D	$Q_{A_n}$	...	$Q_{G_n}$
H	—	D	H	D	$Q_{A_n}$	...	$Q_{G_n}$

D = data input

X = don't care

$Q_{A_n}$  -  $Q_{G_n}$  = data shifted from the previous stage on a rising edge at the clock input.



**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
$I_{IN}$	DC Input Current, per Pin	$\pm 20$	mA
$I_{OUT}$	DC Output Sink/Source Current, per Pin	$\pm 50$	mA
$I_{CC}$	DC Supply Current, $V_{CC}$ and GND Pins	$\pm 50$	mA
$P_D$	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_J$	Junction Temperature (PDIP)		140	°C
$T_A$	Operating Temperature, All Package Types	-40	+85	°C
$I_{OH}$	Output Current - High		-24	mA
$I_{OL}$	Output Current - Low		24	mA
$t_r, t_f$	Input Rise and Fall Time * $V_{CC} = 4.5$ V (except Schmitt Inputs) $V_{CC} = 5.5$ V	0	10 0	ns/V ns/V

\* $V_{IN}$  from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

# IN74ACT164

---

## DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	$V_C$ c V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
$V_{IH}$	Minimum High-Level Input Voltage	$V_{OUT}=0.1$ V or $V_{CC}-0.1$ V	4.5 5.5	2.0 2.0	2.0 2.0	V
$V_{IL}$	Maximum Low - Level Input Voltage	$V_{OUT}=0.1$ V or $V_{CC}-0.1$ V	4.5 5.5	0.8 0.8	0.8 0.8	V
$V_{OH}$	Minimum High-Level Output Voltage	$I_{OUT} \leq -50$ $\mu$ A	4.5 5.5	4.4 5.4	4.4 5.4	V
		* $V_{IN}=V_{IH}$ or $V_{IL}$ $I_{OH}=-24$ mA $I_{OH}=-24$ mA	4.5 5.5	3.86 4.86	3.76 4.76	
$V_{OL}$	Maximum Low-Output Voltage	$I_{OUT} \leq 50$ $\mu$ A	4.5 5.5	0.1 0.1	0.1 0.1	V
		* $V_{IN}=V_{IH}$ or $V_{IL}$ $I_{OL}=24$ mA $I_{OL}=24$ mA	4.5 5.5	0.36 0.36	0.44 0.44	
$I_{IN}$	Maximum Input Leakage Current	$V_{IN}=V_{CC}$ or GND	5.5	$\pm 0.1$	$\pm 1.0$	$\mu$ A
$\Delta I_{CCT}$	Additional Max. $I_{CC}$ /Input	$V_{IN}=V_{CC} - 2.1$ V	5.5		1.5	mA
$I_{OLD}$	+Minimum Dynamic Output Current	$V_{OLD}=1.65$ V Max	5.5		75	mA
$I_{OHD}$	+Minimum Dynamic Output Current	$V_{OHD}=3.85$ V Min	5.5		-75	mA
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	$V_{IN}=V_{CC}$ or GND	5.5	4.0	40	$\mu$ A

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

# IN74ACT164

---

## AC ELECTRICAL CHARACTERISTICS( $V_{CC}=5.0\text{ V} \pm 10\%$ , $C_L=50\text{pF}$ , Input $t_r=t_f=3.0\text{ ns}$ )


Symbol	Parameter	Guaranteed Limits				Unit	
		25 °C		-40°C to 85°C			
		Min	Max	Min	Max		
$f_{max}$	Maximum Clock Frequency (Figure 1)	145		125		MHz	
$t_{PLH}$	Propagation Delay, Clock to Q (Figure 1)	4.0	11.0	3.5	13.0	ns	
$t_{PHL}$	Propagation Delay, Clock to Q (Figure 1)	3.0	10.0	2.5	11.5	ns	
$t_{PHL}$	Propagation Delay, Reset to Q (Figure 2)	2.5	10.0	2.0	11.5	ns	
$C_{IN}$	Maximum Input Capacitance		4.5		4.5	pF	

$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0$	pF
		V	


## TIMING REQUIREMENTS( $V_{CC}=5.0\text{ V} \pm 10\%$ , $C_L=50\text{pF}$ , Input $t_r=t_f=3.0\text{ ns}$ )

Symbol	Parameter	Guaranteed Limits		Unit
		25 °C	-40°C to 85°C	
$t_{su}$	Minimum Setup Time, A1 or A2 to Clock (Figure 3)	2.0	2.5	ns
$t_h$	Minimum Hold Time, Clock to A1 or A2 (Figure 3)	2.0	2.0	ns
$t_w$	Minimum Pulse Width, Clock or Reset (Figures 1,2)	5.0	6.0	ns
$t_{rec}$	Minimum Recovery Time, Reset to Clock (Figure 2)	0	0	ns


# IN74ACT164




**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms  
TIMING DIAGRAM**



**EXPANDED LOGIC DIAGRAM**

