

October 19, 2001



ISD-300A1

ISD-300A1

High Speed USB to ATA ASIC

Table of Contents

TABLE OF CONTENTS	I
TABLE OF TABLES	III
TABLE OF FIGURES	IV
DOCUMENT REVISION HISTORY	1
PIN INFORMATION	2
OVERVIEW	6
INTRODUCTION	7
ISD-300A1 CONFIGURATION	7
ISD-300A1 CONFIGURATION AND USB DESCRIPTOR SOURCES	7
Internal ROM Contents	8
I ² C Memory Device Interface	8
Vendor-Specific Identity Data (VID)	9
ISD-300A1 CONFIGURATION/USB DESCRIPTOR DATA FORMATTING	9
ISD-300A1 Configuration Data	9
USB INTERFACE	14
DESCRIPTORS	14
Supported Descriptors	14
Descriptor Data Format	15
DESCRIPTOR REQUIREMENTS	21
String Descriptor Indexes	21
PIPES	21
Default Control Pipe	21
Bulk Out Pipe	21
Bulk In Pipe	22
Interrupt Pipe	22
REQUESTS	22
Standard Requests	22
Mass Storage Class Bulk-Only Requests	22
Vendor-Specific Requests	23
ATA/ATAPI INTERFACE	28
PROTOCOL	28
REQUEST MAPPING	28
DEVICE REQUIREMENTS	28
ATA INITIALIZATION TIMEOUT	29
ATA COMMAND BLOCK	30
Field Descriptions	30
ATA COMMAND FLOW	33
VENDOR-SPECIFIC ATA COMMANDS	35
IDENTIFY	35
EVENT_NOTIFY	36
Notification Register Reads	37

POWER MANAGEMENT	38
CONTROL PINS.....	38
VBUS_POWERED Pin.....	38
DRV_PWR_VALID Pin.....	39
VBUS_PWR_VALID Pin.....	39
DISK_READY Pin.....	39
NLOWPWR Pin.....	39
NPWR500 Pin.....	39
ATA INTERFACE LINE STATES.....	40
OPERATION CONTROL	41
NODTECT, NCART_DETECT PINS – USB Remote Wakeup and Event Notification.....	41
GPIO PINS – GENERAL PURPOSE I/O.....	41
I_MODE Pin – Vendor Specific Identify (FBI) ATA COMMAND (I_MODE).....	41
SYS_IRQ Pin – USD INTERRUPT.....	41
ATA_EN Pin – ATA INTERFACE DISABLED.....	42
ATA_PD_EN Pin – ATA INTERFACE PULL-UP RESISTOR SOURCE.....	42
ATA_PD_EN Pin – ATA INTERFACE PULL-DOWN RESISTOR SINK.....	42
TEST<3:0> PINS – TEST MODES.....	43
XCVR Mux-out Mode.....	43
Lambo Mode.....	44
Input NAND Tree Mode.....	44
Di-di NAND Tree Mode.....	44
MANUFACTURING TEST MODE.....	45
EXTERNAL CIRCUITRY	45
ATA INTERFACE CONSIDERATIONS.....	45
1K Ohm Pull-down Resistor On DD<7>.....	45
ATA_PD_EN and ATA_PD_EN Usage in Self Powered Systems.....	45
ATA Interface Termination.....	46
3.3V Power Regulation.....	46
VBUS POWERED SYSTEM CONSIDERATIONS.....	46
GPIO Internal Pull Down Resistors.....	46
ABSOLUTE MAXIMUM RATINGS	46
ELECTRICAL CHARACTERISTICS	47
VOLTAGE PARAMETERS.....	47
OPERATION CURRENT PARAMETERS – TYPICAL.....	47
TIMING CHARACTERISTICS	48
I ² C MEMORY DEVICE INTERFACE TIMING.....	48
SYS_IRQ INTERFACE TIMING.....	49
ATA/ATAPI Port TIMING CHARACTERISTICS.....	49
CLKK.....	49
RESET.....	49
PHYSICAL DIAGRAMS	50
APPENDIX A – EXAMPLE EEPROM OR FBI IDENTIFY DATA CONTENTS	51

Table of Tables

Table 1 – Document Revision History	1
Table 2 – Pin Descriptions	2
Table 3 – ISD-300A1 Configuration and Descriptor Sources	8
Table 4 – ISD-300A1 Configuration Bytes	14
Table 5 – Device Descriptor	16
Table 6 – Device Qualifier Descriptor	16
Table 7 – Standard Configuration Descriptor(s)	17
Table 8 – Other Speed Configuration Descriptor(s)	18
Table 9 – L2S and L2S Interface Descriptor(s)	19
Table 10 – String Descriptors	21
Table 11 – Mass Storage Class Bulk-Only Requests	22
Table 12 – Vendor-Specific Requests	23
Table 13 – LOAD_MFG_DATA Data Block Bit Map	26
Table 14 – READ_MFG_DATA Data Block Bit Map	27
Table 15 – ATA Command Block Formatting	30
Table 16 – Vendor-Specific ATA Commands	35
Table 17 – Identification Register Writes	35
Table 18 – Identification Register Reads	35
Table 19 – Event Notify ATA Command	36
Table 20 – Event Notify Drive Status	37
Table 21 – ATA Interface Line States	40
Table 22 – USB Interrupt Pipe Data	41
Table 23 – Test Modes	43
Table 24 – Absolute Maximum Ratings	46
Table 25 – Voltage Characteristics	47
Table 26 – Power Supply Current Characteristics	47
Table 27 – I ² C Memory Device Interface Timing	48
Table 28 – SYS_IRQ Interface Timing	49
Table 29 – Clock Requirements	49
Table 30 – Example I ² C memory device / FBH Identify Data	62

Table of Figures

Figure 1 – Pin Layout	2
Figure 2 – ATA Reset Protocol	29
Figure 3– ATA Command Block Flow Diagram	34
Figure 4 – SYS_IRQ – USB Interrupt Pipe	42
Figure 5 – External Components connection	45
Figure 6 – I ² C Memory Device Interface Timing	48
Figure 7 – SYS_IRQ Interface Timing	49
Figure 8 – Package Outline Diagram	50

Document Revision History

Title	ISD-300A1 ASIC Datasheet
Company	Cypress Semiconductor
Initial Revision #	0.8
Creation Date/Time	January 16, 2001

Revision	Date	Comments
0.8	January 16, 2001	Initial revision
0.82	March 28, 2001	Grammar edits.
0.83	April 18, 2001	Identified I ² C limitations
0.9	June 19, 2001	Rolled version to release draft
1.0	July 10, 2001	Minor corrections, rolled to final release draft.
1.01	Aug 1, 2001	Added text to Figure 5 noting 15Ω impedance on D+ and D- for High-speed operation.
1.02	October 19, 2001	Initial conversion to Cypress document

Table 1 –Document Revision History

Pin Name	TQFP Pin #	Dir	Type	Description
NRDSE1	75	1	LV11L, 5V tolerant, hysteresis	Active low. Asynchronous chip reset. To avoid reset, NRDSE1 must be held asserted for a minimum of 1 μ s after power is stable.
XI	30	1	OSC input	30 MHz crystal connection. 3.3V tolerant input.
XO	31	0	OSC output	30 MHz crystal connection.
TEST0 - TEST3	23, 24, 27, 28	1	LV11L, 5V tolerant, internal pull-down resistor	Active high. ASIC fabrication and mfg. test mode select. The TEST pins must be a no-connect or set to 0 Ω during normal operation.
SCAN_EN	22	1	LV11L, 5V tolerant, internal pull-down resistor	Active high. ASIC test - scan chain enable. SCAN_EN must be a no-connect or set to 0 during normal operation.
ATA_EN	33	1	LV11L, 5V tolerant, hysteresis	Active high. ATA interface enable. Allows ATA bus sharing with other host devices. Setting ATA_EN=1 enables the ATA interface for normal operation. Disabling ATA_EN=0 states (high-Z) the ATA interface and halts the ATA interface state machine logic.
SYS_IRQ	98	1	LV11L, 5V tolerant, internal pull-down resistor, hysteresis	Active high. USB interrupt. SYS_IRQ controls ISD-300A1 responses to USB interrupt pipe requests. Setting SYS_IRQ = 1 enables the return of interrupt data to the host.
DISK_READY	99	1	LV11L, 5V tolerant, hysteresis	Active high. Indicates device is powered and ready to begin accepting ATA/ATAPI commands.
NLOWPWR	52	0	12 mA LV11L, 5V tolerant	Active low. Indicates when the ISD-300A1 is in a low power state of operation. Open drain during normal operation.
NPWR500	92	0	12 mA LV11L, 5V tolerant	Active low. Indicates the USB host has enabled use of VBUS power (USB configuration set to 1) up to the requested amount in the USB descriptor MaxPower entry. VBUS powered devices must condition power circuitry with the state of the VBUS_POWERED signal for correct operation. Open drain during normal operation.
VBUS_POWERED	3	1	LV11L, 5V tolerant, hysteresis	Active high. Indicates the amount of VBUS current the system is capable of consuming (typically ≤ 100 mA OR ≤ 500 mA).
VBUS_PWR_VALID	4	1	LV11L, 5V tolerant, hysteresis	Active high. Indicates that VBUS power is present.
DRV_PWR_VALID	2	1	LV11L, 5V tolerant, hysteresis	Power / connection indication in hybrid power systems (VBUS ISD-300A1, brick device). Functionality and active polarity is controlled with configuration data. Set DRV_PWR_VALID = 0 if the functionality is not utilized.
GPIO0 - GPIO9	38, 39, 40, 42, 44, 45, 46, 47, 43, 49	IC	12 mA LV11L, 5V tolerant, internal pull-down resistor	General purpose I/O pins. Configuration data provides independent 3-state control for each GPIO pin. The GPIO pins may be left as no-connect if functionality is not utilized.
NCAR1_DET	77	1	LV11L, 5V tolerant, hysteresis	Active low. Media present indication. If remote wakeup is enabled by the USB host, a state change on this pin will cause the ISD-300A1 to perform a USB remote wakeup event. Enabled internally by ISD-300A1. Set NCAR1_DET = 1 if the functionality is not utilized.

Pin Name	TQFP Pin #	Dir	Type	Description
NEJECT	76	I	LV TTL, 5V tolerant, hysteresis	Active low. Media eject requested. If remote wakeup is enabled by the USB host, a state change on this pin will cause the ISD-300A1 to perform a USB remote wakeup event. Filtered internally by ISD-300A1. Set NEJECT = 1 if the functionality is not utilized.
SCL	97	O	6 mA LV TTL, 5V tolerant	I ² C clock. Open drain during normal operation. This pin may be left as a no-connect pin if the I ² C interface is not utilized.
SDA	96	O	6 mA LV TTL, 5V tolerant	I ² C address/data. Open drain during normal operation. An external pull-up resistor is required for correct operation in all ISD-300A1 modes of operation.
DMARQ	69	I	LV TTL, 5V Fail Safe	ATA control.
DMARK	61	O	6 mA LV TTL, 5V Fail Safe	ATA control.
DAD DAD	56, 59, 55	O	6 mA LV TTL, 5V Fail Safe	ATA Address.
DD0 DD15	71, 73, 77, 79, 81, 84, 87, 89, 88, 86, 82, 80, 78, 74, 72, 70	O	6 mA LV TTL, 5V Fail Safe	ATA Data.
DMOR	64	O	6 mA LV TTL, 5V Fail Safe	ATA control.
DMOW	63	O	6 mA LV TTL, 5V Fail Safe	ATA control.
NCM0, NCM1	54, 53	O	6 mA LV TTL, 5V Fail Safe	ATA Chip Selects.
DMRDY	63	I	LV TTL, 5V Fail Safe	ATA control.
ATA_PU_EN	62	O	6 mA LV TTL, 5V Fail Safe	Active high. ATA DMRDY pull-up connection. Driven low during USB suspend, 3-state (hi-Z) when ATA_EN=0.
ATA_PD_EN	67	O	6 mA LV TTL, 5V Fail Safe	Active low. ATA DMARQ pull-down connection. 3-state (hi-Z) when ATA_EN=0.
NATA_RESET	90	O	6 mA LV TTL, 5V Fail Safe	Active low. ATA reset.
NLED0	95	O	12 mA LV TTL	Active low. LED drive to indicate USB bus speed. Active when utilizing HS, inactive during FS or USB suspend or other low power modes of operation. Open drain during normal operation. Leave as a no-connect pin if functionality is not utilized.
NLED1	96	O	12 mA LV TTL	Active low. LED drive to indicate status of device initialization. Flashing when initializing is in progress, solid when the device is initialized, and inactive during USB suspend or other low power modes of operation. Open drain during normal modes of operation. Leave as a no-connect pin if functionality is not utilized.
IDENT	34	I	LV TTL, 5V Tolerant	Active high. Indicates ISD-300A1 configuration. USB descriptor information is obtained using the ATA vendor specific Identify command (99h).
RSDM1	16	O	USB IO	USB full speed output buffer (D ⁺). RSDM1 also functions as a current sink for termination during HS operation.

Pin Name	TQFP Pin #	Dir	Type	Description
DM	15	IO	USB IO	USB high speed D- buffer (D-).
DP	13	IO	USB IO	USB high speed D+ buffer (D+).
RSDP	12	O	USB IO	USB full speed output buffer (D+). RSDP also functions as a current sink for termination during HS operation.
RPC	16	O	USB output	RPC sources power for the 1.5K ohm resistor attached to D+ during full speed operation.
RRIF	6		Analog	PLL voltage reference. Current source for 9.1K ohm resistor (I _{ref}) connected to AVSS.
TM71	57	I	ASIC test	Fabrication only. Connect to VSS.
TM72	60	I	ASIC test	Fabrication only. Connect to VSS.
PVDD	19			Analog 3.3V supply (PLL)
PVSS	18			Analog 3.3V ground (PLL)
AVDD	8			Analog 3.3V supply
AVSS	7, 9			Analog ground
VDD	1, 17, 21, 25, 52, 43, 51, 68, 73, 83, 91			3.3V digital supply
VSS	5, 11, 17, 20, 26, 29, 41, 50, 58, 66, 76, 85, 93, 100			Digital ground

Table 2 – Pin Descriptions

Overview

- **Compact 100 pin TQFP package – No Requirement For Additional External ROM Or RAM**
- **USB Mass Storage Class Bulk-Only Specification Compliant (Version 1.0)**
- **5V Tolerant Inputs, 3.3V Output Drive, Single 3.3V Supply Voltage Requirement Simplifies System Integration**
- **Command Queuing Hooks In Hardware Allow Near Theoretical USB Data Transfer Rates**
- **USB Version 2.0 Compliant**
 - ◆ **Integrated USB Transceiver**
 - ◆ **High Speed (480 Mbit) And Full Speed (12 Mbit) Support**
 - ◆ **USB Suspend / Resume, Remote Wakeup Support**
- **Two Power Modes Of Operation**
 - ◆ **USB Bus Powered**
 - ◆ **Self Powered**
- **Flexible USB Descriptor And Configuration Retrieval Source**
 - ◆ **I²C Serial ROM Interface**
 - ◆ **ATA Interface Using Vendor Specific ATA Command (FBh) Implemented On ATAPI Or ATA Device**
 - ◆ **Default On-Chip ROM Contents For Manufacturing / Development**
- **Large 8 Kbyte Data Buffer Maximizes ATA / ATAPI Data Transfer Rate**
- **ATA Interface Supports ATA PIO Modes 0–4, UDMA Modes 0–4 Of Operation (Multi-word DMA Not Supported). ATA Interface Operation Mode Is Automatically Selected During Device Initialization Or Manually Programmed With Configuration Data**
- **Automatic Detection Of Either Master or Slave ATA/ATAPI Devices**
- **Event Notification Via Vendor Specific ATA Command**
 - ◆ **Configurable ATA Command**
 - ◆ **Input Pins For Media Cartridge Detection And Ejection Request**
 - ◆ **USB Bus State Indications (Reset, FS/HS Mode Of Operation, Suspend/Resume)**
- **Multiple LUN support**
- **ATA Translation Provides Seamless ATA Support with Standard MSC Drivers**
 - ◆ **Additional ATA Command Support Provided By Vendor Specific ATACBs (ATA Command Blocks Utilizing the MSC Command Block Wrapper)**
- **Provisions To Share ATA Bus With Other Hosts**
- **Manufacturing Interconnect Test Support Provided With Vendor Specific USB Commands**
 - ◆ **Read / Write Access To Relevant ASIC Pins**
- **Utilizes Inexpensive 30Mhz Crystal For Clock Source**

Introduction

The ISD-300A1 implements a bridge between one USB port and one ATA or ATAPI based mass storage device port. This bridge adheres to the *Mass Storage Class Bulk-Only Transport* specification. Hardware design allows CBW command queuing, which with vendor specific drivers allows data transfer rates of up to the USB theoretical maximum.

The USB port of the ISD-300A1 is connected to a host computer directly or via the downstream port of a USB hub. Host software issues commands and data to the ISD-300A1 and receives status and data from the ISD-300A1 using standard USB protocol.

The ATA/ATAPI port of the ISD-300A1 is connected to a mass storage device. A large 8 Kbyte buffer maximizes ATA/ATAPI data transfer rates by minimizing losses due to device seek times. The ATA interface supports ATA PIO modes 0-4, and Ultra Mode DMA modes 0-4.

The device initialization process is configurable, enabling the ISD-300A1 to initialize most ATA/ATAPI devices without software intervention. The ISD-300A1 can also be configured to allow software initialization of a device if initialization requirements are not supported by ISD-300A1 algorithms.

ISD-300A1 Configuration

Certain timing parameters and operational modes are configurable by external configuration data. USB descriptor information is also retrieved externally. ISD-300A1 configuration data should not be confused with the USB Configuration Descriptor data.

ISD-300A1 Configuration and USB Descriptor Sources

ISD-300A1 configuration and USB descriptor data can be retrieved from three sources. **Table 3** indicates the method of determining which data source is used.

ISD-300A1 configuration and USB descriptor data can be supplied from an I²C serial memory device. The ISD-300A1 can address 2 Kbytes of I²C data, but ISD-300A1 configuration and USB descriptor information are limited to 512 bytes maximum. Unused register space in the I²C serial memory device may be used for product specific data storage. Note that no descriptor is allowed to span multiple pages within the I²C serial memory device. The ISD-300A1 provides support for the 24LC01-16 EEPROM family.

Alternatively, configuration and descriptor data can be supplied by an attached mass storage device through a vendor-specific Identify (FBh) ATA command. The ISD-300A1 provides 256 bytes of internal RAM for FBh data storage.

The ISD-300A1 also contains an internal set of ISD-300A1 configuration and USB descriptors. Retrieval of internal ROM data will occur under the specific circumstances outlined in **Table 3**. The internal descriptors may only be used during manufacturing, as the internal ROM values disable some features required for normal operation to aid use in a manufacturing environment. *NOTE: The internal descriptors do not provide a unique serial number (required for USB Mass Storage Class compliance), and therefore cannot be used for shipping products. An external I²C memory device or utilization of the vendor specific FBh identify command is required to correctly configure the ISD-300A1 for operation and provide a unique serial number for MSC compliance.*

Table 3 describes how the ISD-300A1 determines USB descriptor / configuration sources.

J_{MODE} Pin Active	I²C Memory Device present	Signature Check Passes	ISD-300A1 Configuration and USB Descriptor Retrieval
No	No	X	In this mode, the ISD-300A1 uses internal ROM contents for USB descriptor information and configuration register values. <i>This mode is for debug / manufacturing operation only. Not for shipping products.</i>
Yes	X	No	In this mode, the ISD-300A1 uses internal ROM contents for USB descriptor information. Configuration register values are loaded from internal ROM. <i>This is not a valid mode of operation.</i>
Yes	X	Yes	The ISD-300A1 retrieves all Descriptor and Configuration values from the vendor-specific Identity (FBh) data. The ISD-300A1 is configured using internal ROM values until FBh data becomes available.
No	Yes	No	The ISD-300A1 uses internal ROM contents for USB descriptor information. Configuration register values are loaded from internal ROM. In this mode of operation, any ISD-300A1 vendor specific configuration access causes the ISD-300A1 to recheck the signature field. Once the signature check passes, SRAM data is returned for USB descriptors requests. <i>This is not a valid mode of operation.</i>
No	Yes	Yes	The ISD-300A1 retrieves all Descriptor and Configuration values from the I ² C memory device. The ISD-300A1 is configured using values present in the I ² C memory device data.

Table 3 – ISD-300A1 Configuration and Descriptor Sources

Internal ROM Contents

Internal on-board ROM addresses and the contents of those locations are shown in the **ISD-300A1 Configuration/USB Descriptor Data Formatting** section on page 9 of this document.

Internal ROM is necessary for manufacturing activities. Internal ROM contents allow the host to enumerate the ISD-300A1 when an un-programmed I²C memory device is connected.

I²C Memory Device Interface

The ISD-300A1 supports a subset of the “slow mode” specification (100 KHz) required for 24LC01-16 EEPROM family device support. Features such as “Multi-Master”, “Clock Synchronization” (the SCL pin is output only), “10-bit addressing”, and “CBUS device support”, are NOT supported. Vendor specific USB commands allow the ISD-300A1 to address up to 2 K bytes of data (although configuration / descriptor information is limited to 512 bytes of register space).

Following release of NRESET, the ISD-300A1 waits 50ms, then checks for I²C device presence. If an I²C device is present but does not pass signature check (first two data bytes must equal 0x1D51), the ISD-300A1 re-tests the signature with each vendor specific USB load or read access of configuration bytes 0 and 1. Once the signature check passes, I²C data is returned for USB descriptor requests. If an I²C device is detected initially, it is always assumed present until the next reset cycle (NRESET). If an I²C device is present, a lack of an ACK response when required causes the ISD-300A1 to stall that USB request. The ISD-300A1 will attempt the access again with the next USB request.

Programming of the I²C memory device can be accomplished using an external device programmer, ISD-300A1 supported vendor specific USB commands, or using a “bed of nails”. An example of I²C memory device data formatting is shown in **Appendix A – Example EEPROM or FBh Identity Data Contents**.

Vendor-Specific Identify Data (FBh)

If an I²C memory device is not utilized, the ISD-300A1 must be configured to accept descriptor and configuration data from an attached device using a vendor-specific identify command. (See **I₂C MODE Pin** on page 41)

For vendor specific identify data (FBh) to be deemed valid, it must pass the signature check (first two data bytes must equal 0x1D54). In the event of a failed signature check, the ISD-300A1 will respond to all USB GET_DESCRIPTOR or GET_CONFIGURATION commands by returning defaults contained in internal ROM.

An example of vendor specific identify data (FBh) formatting is shown in **Appendix A – Example EEPROM or FBh Identify Data Contents** on page 51.

ISD-300A1 Configuration/USB Descriptor Data Formatting

Data formatting for all ISD-300A1 configuration data and USB descriptor data is identical for internal ROM, I²C memory device data, and vendor specific identify data (FBh). The following sections show how the ISD-300A1 configuration data is mapped into address space. The **USB Interface** section on page 14 explains formatting of USB descriptor data.

ISD-300A1 Configuration Data

The ISD-300A1 Configuration Data is located at addresses 0x0 to 0x4 of the Descriptor/Configuration data contents. Configuration Data determine certain parameters and operational modes used by the ISD-300A1. Any vendor specific USB command write operation to I²C memory device configuration space will simultaneously update internal configuration register values as well. If the I²C memory device is programmed without vendor specific USB commands, the ISD-300A1 must be asynchronously reset (NRESET) before configuration data is reloaded.

Formatting is identical for the internal ROM, the I²C memory device, and FBh data. ISD-300A1 configuration data is loaded into internal registers, regardless of the original data source.

Address	Field Name	Description	On-board ROM Defaults
0x0	FC memory device Signature (LSB)	USB FC memory device signature byte. Register does not exist in HW	0x54
0x1	FC memory device Signature (MSB)	MSB FC memory device signature byte. Register does not exist in HW	0x1D
0x2	Event Notification	ATAPI event notification command. Setting this field to 0x00 disables this feature.	0x00
0x3	APM Value	ATA Device Automatic Power Management Value. If an attached ATA device supports APM and this field contains other than 0x00, the initialization state machines will issue a SET FEATURES command to enable APM with the register value during the drive initialization process. Setting APM Value to 0x00 disables this functionality. This register value is ignored with ATAPI devices.	0x00
0x4	ATA Initialization Timeout	Time in 128 millisecond granularity before the ISD-300A1 stops polling the ATA STATUS register for reset complete and restarts the reset process (0x80 = 16.4 seconds).	0x80

Address	Field Name	Description	On-board ROM Defaults
0x5	USB Bus Mode ATAPI Command Block Size Master/Slave Selection ATAPI Reset ATA/ATAPI Force USB FS VENDOR SPECIFIC RESET DISK_READY Polarity	Bit (7) – read only. USB bus mode of operation. 0 – USB bus is operating in full speed mode (12 Mbit/sec). 1 – USB bus is operating in high speed mode (480 Mbit/sec). Bit (6) CFW Command Block Size. 0 – 12 byte ATAPI CB. 1 – 16 byte ATAPI CB. Bit (5) Device number selection. This bit is valid only when "Skip ATA/ATAPI Device Initialization" is active. Under ISD-300A1 control ("Skip ATA/ATAPI Device Initialization" = "0"), the value is ignored. 0 – Drive 0 (master) 1 – Drive 1 (slave) Bit (4) ATAPI reset during drive initialization. Setting this bit enables the ATAPI reset algorithm in the drive initialization state machines. Bit (3) – read only. Indicates if an ATA or ATAPI device is detected. 0 – ATAPI device 1 – ATA device or possible device initialization failure. Bit(2) Force USB full speed only operation. Setting this bit prevents the ISD-300A1 from negotiating HS operation during USB reset events. 0 – Normal operation – allow HS negotiation during USB reset 1 – USB FS only – do not allow HS negotiation during USB reset Bit(1) Vendor Specific / MSC SOTF_RESET control. 0 – Vendor Specific USB command utilized for SOTF_RESET 1 – Mass Storage Class USB command utilized for SOTF_RESET Bit (0) DISK_READY active polarity. DISK_READY Polarity is ignored if U_MODE is set to 1. During U_MODE operation DISK_READY polarity is active high. 0 – Active high polarity 1 – Active low polarity	0x00
0x6	ATA Command Designator (Byte 0, LSB)	Value in CFW CB field that designates if the CB is decoded as vendor specific ATA commands instead of the ATAPI command block.	0x21
0x7	ATA Command Designator (Byte 1, MSB)	Value in CFW CB field that designates if the CB is decoded as vendor specific ATA commands instead of the ATAPI command block.	0x21

Address	Field Name	Description	On-board ROM Defaults
0x3	Initialization Status	Bit (7) – read only Drive Initialization Status If set, indicates the drive initialization sequence state machine is active	0x00
	Force ATA Device	Bit (6) Allows software to manually enable ATA translation with devices that do not support ISD-300A1 device initialization algorithms. <i>Note: Force ATA Devices must be set '1' in conjunction with Skip ATA/ATAPI Device Initialization and ATA Translation Enable. Software must issue an INQUIRY command followed with a MSC reset to allow the ISD-300A1 to parse drive information and optimize system performance and operation. Force ATA Device should be set '0' for devices that support ISD-300A1 device initialization algorithms.</i>	
	Skip ATA / ATAPI Device Initialization	Bit (5) Skip_init – This bit should be cleared for L_MODE operation. The host driver must initialize the attached device (if required) when this bit is set. <i>Note: For ATAPI devices, if Skip_init is set the host driver must issue an IDENTIFY command utilizing ATACBs to allow the ISD-300A1 to parse drive information and optimize system performance and operation. Refer to the ATACB Action Set in the ATA Command Block - Field Descriptions section on page 36 for further information.</i> 0 – normal operation 1 – only reset the device and write the device control register prior to processing commands.	
	Obsolete	Bit (4:3) – Shall be set to '0'	
	Last LUN Identifier	Bits (2:0) Maximum number of LUNs device supports.	
0x9	ATA_EN	Bits (7) – read only. Current logic state of the ATA_EN pin	0x01
	Obsolete	Bit (6:1) – Shall be set to 0	
	SRST Enable	Bit (0) SRST reset during drive initialization. Setting this bit enables the SRST reset algorithm in the drive initialization state machines.	
0xA	ATA Data Assert	Bits (7:4) Standard values for ATA compliant devices and a 30.0 MHz system clock (in binary). <i>Note: These values are only valid when the Override PIO Timing configuration bit is set.</i> mode 0 0101 (5-1)*33.33 = 200 ns mode 1 0011 (3-1)*33.33 = 133 ns mode 2 0011 (3-1)*33.33 = 133 ns mode 3 0010 (2-1)*33.33 = 100 ns mode 4 0010 (2-1)*33.33 = 100 ns	0x5C
	ATA Data Recover	Bits (3:0) ATA cycle times are calculated using Data Assert and Data Recover values. Standard recover values and cycle times for ATA compliant devices and a 30.0 MHz system clock (in binary). <i>Note: These values are only valid when the Override PIO Timing configuration bit is set.</i> mode 0 1100 (4-1)*(12-1)*33.33 = 600 ns mode 1 0111 (3-1)*(7-1)*33.33 = 400 ns mode 2 0011 (2-1)*(3-1)*33.33 = 233 ns mode 3 0010 (2-1)*(2-1)*33.33 = 200 ns mode 4 0000 (2-1)*(0-1)*33.33 = 133 ns	

Address	Field Name	Description	On-board ROM Defaults
0x3	ATA Data Setup	<p>Bits (7:5)</p> <p>Setup time is only incurred on the final data cycle of a burst. Standard values for ATA compliant devices and a 30.0MHz system clock are (in binary):</p> <p><i>Note: These values are only valid when the Override PIO Timing configuration bit is set.</i></p> <p>mode0 010 $(2+1)^{\wedge}33.33 = 133$ ns mode1 001 $(1+1)^{\wedge}33.33 = 66$ ns mode2 001 $(1+1)^{\wedge}33.33 = 66$ ns mode3 001 $(1+1)^{\wedge}33.33 = 66$ ns mode4 000 $(0+1)^{\wedge}33.33 = 33$ ns</p>	0x40
	Drive Power Valid Polarity	<p>Bit (4)</p> <p>Controls the polarity of DRV_PWR_VALID pin</p> <p>0 Active low ("connector ground" indication) 1 Active high (power indication from device)</p>	
	Override PIO Timing	<p>Bit (3)</p> <p>This field is used in conjunction with ATA Data Setup, ATA Data Assertion, ATA Data Retention, and PIO Mode Selection fields.</p> <p>0 Use timing information acquired from the Drive 1 Override device timing information with configuration values</p>	
	Drive Power Valid Enable	<p>Bit (2)</p> <p>Enable for the DRV_PWR_VALID pin. Drive Power Valid should only be enabled in cable applications where the ISD-300A1 is VBUS powered.</p> <p>0 pin disabled (most systems) 1 pin enabled</p>	
	ATA Read Kludge	<p>Bit (1)</p> <p>PIO data read <i>Z</i>-state control. Enabling this will <i>Z</i>-state (<i>hi-Z</i>) the ATA data bus during PIO read operations while addressing the data register. In most applications this bit is set to '0'. This functionality is provided as a solution for devices that erroneously drive the ATA data bus continuously during PIO data register reads.</p> <p>0 Normal operation as per ATA/ATAPI interface specification. 1 <i>Z</i>-state (<i>hi-Z</i>) [15:0] during PIO data register reads.</p>	
	I_MODE	<p>Bit (0) read only</p> <p>This bit reflects the current state of the I_MODE input pin.</p>	

Address	Field Name	Description	On-board ROM Defaults
0xc7	SYS_IRQ	Bits(7) – read only This bit reflects the current logic state of the SYS_IRQ input.	0x00
	DISK_READY	Bit(6) – read only This bit reflects the current logic state of the DISK_READY input.	
	ATA Translation Enable	Bit(5) Enable ATAPI to ATA protocol translation enable. If enabled, AND if an ATA device is detected, ATA translation is enabled. <i>Note: If 80pin ATAPI/ATAPI Device Initialization is set '1', Force ATA Device must also be set '1' in order to utilize ATA translation. Software must perform issue an HIGH-IRI command followed with an MISC reset to enable ATA translation operation.</i> 0 ATA Translation Disabled 1 ATA Translation Enable	
	ATA UDMA Enable	Bit(4) Enable Ultra Mode data transfer support for ATA devices. If enabled, AND the ATA device reports UDMA support, the ISD-300A1 will utilize UDMA data transfers. 0 Disable ATA device UDMA support 1 Enable ATA device UDMA support	
	ATAPI UDMA Enable	Bit(3) Enable Ultra Mode data transfer support for ATAPI devices. If enabled, AND the ATAPI device reports UDMA support, the ISD-300A1 will utilize UDMA data transfers. 0 Disable ATAPI device UDMA support 1 Enable ATAPI device UDMA support	
	ROM UDMA Mode	Bits(2:0) ROM UDMA Mode indicates the highest UDMA mode supported by the product. The ISD-300A1 will utilize the lesser of ROM UDMA Mode or the highest mode supported by the device. <i>Note: UDMA read operation mode timing is controlled by the device.</i> mode 0 000 133.3 ns per 16-bit word write mode 1 001 100 ns per 16-bit word write mode 2 010 66.7 ns per 16-bit word write mode 3 011 66.7 ns per 16-bit word write mode 4 100 33.3 ns per 16-bit word write	

Address	Field Name	Description	On-board ROM Defaults
0x0	PIO Mode Selection	Bits (7:5) PIO Mode Selection. The PIO mode reported back to the device if the Override PIO Timing configuration bit is set. This field represents the PIO mode of operation configured by the ATA Data Setup, ATA Data Assertion, ATA Data Recover, and Override PIO Timing fields. mode 0 000 mode 1 001 mode 2 010 mode 3 011 mode 4 100	0x03
	Skip Pin Reset	Bit (4) Skip ATA_NRESET assertion. <i>Note: SRS7 Enable must be set at configuration with Skip Pin Reset.</i> Setting this bit causes the Initialize algorithm to bypass ATA_NRESET assertion unless a DISK_READY (0 => 1) event occurred. All other reset events utilize SRS1 as the drive reset mechanism. 0 Allow ATA_NRESET assertion for all resets 1 Disable ATA_NRESET assertion except for drive power-on reset cycles	
	General Purpose IO	Bits (3:2) GPIO (9:8) input/output control Writing this register controls the output state of the GPIO pin (if the 3-state control is enabled) Reading this register returns the logic value from the GPIO pin	
	General Purpose IO 3-state control	Bits (1:0) GPIO (9:8) 3-state control 0 Output enabled (GPIO pin is an output) 1 3-state (hi-Z) (GPIO pin is an input)	
0xE	General Purpose IO	Bits (7:0) GPIO (7:0) input/output control Writing this register controls the output state of the GPIO pin (if the 3-state control is enabled) Reading this register returns the logic value from the GPIO pin	0x00
0xF	General Purpose IO 3-state control	Bits (7:0) GPIO (7:0) 3-state control 0 Output enabled (GPIO pin is an output) 1 3-state (hi-Z) (GPIO pin is an input)	0x0F

Table 4 – ISD-300A1 Configuration Bytes

USB Interface

The ISD-300A1 is electrically and logically compliant with the *Universal Serial Bus Specification Revision 2.0*.

Descriptors

Supported Descriptors

- *Device*
- *USB Device Qualifier*

The ISD-300A1 requires only one Device Qualifier descriptor. The information returned is identical for full and high speed modes of operation.

- *Standard Configuration*
 The ISD-300A1 supports two configurations, depending on the mode of operation. See the **VBUS_POWERED** section on page 38 for more information.
 Configuration bus-powered. This configuration descriptor is reported if the VBUS_POWERED signal is set active, typically indicating more than 100 mA of current is sourced from VBUS.
 Configuration non-bus-powered. This configuration descriptor is reported if the VBUS_POWERED input is set inactive, indicating the system is sourcing 100 mA or less of current from VBUS (self-powered system).
- *Other Speed Configuration*
 The ISD-300A1 supports two configurations, depending on the mode of operation. See the **VBUS_POWERED** section on page 38 for more information.
 Other Speed Configuration bus-powered. This configuration descriptor is reported if the VBUS_POWERED signal is active.
 Other Speed Configuration non-bus-powered. This configuration descriptor is reported if the VBUS_POWERED input is inactive.
- *Interface*
 The ISD-300A1 supports two interface descriptors, both FS (full speed) and HS (high speed), each with four possible endpoints.
 - *Endpoint*
 The ISD-300A1 supports the following endpoints:
 Default Control endpoint. Accessible as endpoint 0.
 Bulk Out endpoint. Accessible as endpoint 1.
 Bulk In endpoint. Accessible as endpoint 2.
 Interrupt endpoint. Accessible as endpoint 3.
- *String*
 The ISD-300A1 supports a set of class and vendor-specific string descriptors. For more information on strings, refer to the **String Descriptors** section on page 19 of this document.

Descriptor Data Format

Device Descriptor

There is only one device descriptor for each USB device. This descriptor gives USB information about the ISD-300A1 device such as device class and device subclass, etc.

Address	Field Name	Description	On-board Defaults
0x10	bLength	Length of device descriptor in bytes.	0x12
0x11	bDescriptorType	Descriptor type.	0x01
0x12	bcdUSB (LSB)	USB Specification release number in BCD.	0x00
0x13	bcdUSB (MSB)		0x02
0x14	bDeviceClass	Device class.	0x0F
0x15	bDeviceSubClass	Device subclass.	0x00
0x16	bDeviceProtocol	Device protocol.	0x0F
0x17	bMaxPacketSize0	USB packet size supported for default pipe.	0x40
0x18	idVendor (LSB)	Vendor ID.	0x4B
0x19	idVendor (MSB)		0x05
0x1A	idProduct (LSB)	Product ID.	0x0A
0x1B	idProduct (MSB)		0x00
0x1C	bcdDevice (LSB)	Device release number in BCD (LSB) (product release number)	0x00

Address	Field Name	Description	On-board Defaults
0x10	bDevice (MSB)	Device release number in BCD MSB (silicon release number). <i>NOTE: This field entry is always returned from internal ROM contents, regardless of the descriptor source.</i>	0x10 (3x2) 0x11 (0x01)
0x11	Manufacturer	Index to manufacturer string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x19
0x12	Product	Index to product string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x5A
0x20	SerialNumber	Index to serial number string. This entry must equal half of the address value where the string starts or 0 if the string does not exist. <i>The USB Mass Storage Class Bulk Only Transport Specification requires a unique serial number.</i>	0x00
0x21	bNumConfigurations	Number of configurations supported.	0x01

Table 5 – Device Descriptor

Device Qualifier Descriptor

The device qualifier descriptor describes information about a high-speed capable device that would change if the device were operating at the other speed. For the ISD-300A1, none of the descriptor information requires modification, thus only one Device Qualifier Descriptor is required. The ISD-300A1 returns the same descriptor while operating in either full speed or high speed mode.

Address	Field Name	Description	On-board Defaults
0x22	bLength	Length of device descriptor in bytes.	0x0A
0x23	bDescriptorType	Descriptor type.	0x06
0x24	bDeviceClass (LSB)	USB Specification release number in BCD.	0x00
0x25	bDeviceClass (MSB)		0x02
0x26	bDeviceClass	Device class.	0x0F
0x27	bDeviceSubClass	Device subclass.	0x00
0x28	bDeviceProtocol	Device protocol.	0x0F
0x29	bMaxPacketSize0	USB packet size supported for default pipe.	0x40
0x2A	bNumConfigurations	Number of configurations supported.	0x01
0x2B	bReserved	Reserved for future use, must be zero.	0x00

Table 6 – Device Qualifier Descriptor

Standard Configuration Descriptor

The ISD-300A1 requires two configuration descriptors. The first configuration is returned when the **VBUS_POWERED** signal is active, the second configuration when the **VBUS_POWERED** signal is inactive (brick powered). The configuration descriptor contains information about the ISD-300A1 device configuration. Each configuration has one interface that supports four endpoints. See the **VBUS_POWERED** section on page 38 for more information.

Address (Config Number)	Field Name	Description	On-board Defaults
0x22(1) 0x80(2)	bLength	Length of configuration descriptor in bytes.	0x09
0x23(1) 0x81(2)	bDescriptorType	Descriptor type.	0x02

Address (Config Number)	Field Name	Description	On-board Defaults
0x2b(1) 0x82f(2)	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x2f(1) 0x83(2)	bTotalLength (MSB)		0x00
0x20(1) 0x84(2)	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x21(1) 0x85(2)	bConfiguration Value	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02.	0x02
0x22(1) 0x86(2)	iConfiguration	Index to the configuration string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
0x23(1) 0x87(2)	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved, set to 1. '1' 6 Self-powered. '0' for configuration 1, '1' for configuration 2 5 Remote wake-up. '0' 4-0 Reserved, set to 0. '0'	0x30 (1) 0xc0 (2)
0x24(1) 0x88(2)	bMaxPower	Maximum power consumption for this configuration. Units used are mA*2 (i.e. 0x31 = 93 mA, 0xb9 = 498 mA).	0xf9 (1) 0x31 (2)

Table 7 – Standard Configuration Descriptor(s)*Other Speed Configuration Descriptor*

This descriptor describes a configuration of a high-speed capable device if it were operating at its other possible speed. Although two descriptors are not required to distinguish differences between full speed and high speed operation, the ISD-300A1 supports two other speed configuration descriptors to enumerate differences between VBUS powered and self-powered operation. The first configuration is returned when the VBUS_POWERED signal is active, the second configuration when the VBUS_POWERED signal is inactive. Each configuration has one interface that supports four endpoints. See the VBUS_POWERED section on page 38 for more information.

Address (Config Number)	Field Name	Description	On-board Defaults
0x25(1) 0x89(2)	bLength	Length of configuration descriptor in bytes.	0xd9
0x26(1) 0x8a(2)	bDescriptorType	Descriptor type.	0xd7
0x27(1) 0x8b(2)	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x28(1) 0x8c(2)	bTotalLength (MSB)		0x00
0x29(1) 0x8d(2)	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x2a(1) 0x8e(2)	bConfiguration Value	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02.	0x02
0x2b(1) 0x8f(2)	iConfiguration	Index to configuration string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
0x2c(1) 0x90(2)	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved, set to 1. '1' 6 Self-powered. '0' for configuration 1, '1' for configuration 2 5 Remote wake-up. '0' 4-0 Reserved, set to 0. '0'	0x30 (1) 0xc0 (2)
0x2d(1) 0x91(2)	bMaxPower	Maximum power consumption for the second configuration. Units used are mA*2 (i.e. 0x31 = 93 mA, 0xb9 = 498 mA).	0xf9 (1) 0x31 (2)

Table 8 – Other Speed Configuration Descriptor(s)*Interface Descriptor*

This descriptor specifies the interface within a configuration. There are two interface descriptors in the ISD-300A1, one for high speed, and one for full speed. Each interface contains four endpoint descriptors: Default Control (no descriptor), Bulk out, Bulk in, and Interrupt.

Interface and endpoint descriptors cannot be directly accessed using the Get_Descriptor USB command. However, interface and endpoint descriptors are always returned as part of the configuration and other speed configuration descriptor. When the other speed configuration descriptor is requested, the interface descriptor returned is dependent upon the USB bus speed mode of operation. When operating in high speed, the full speed interface descriptor is returned with the other speed configuration descriptor. When operating in full speed, the high speed interface descriptor is returned with the other speed configuration descriptor.

Endpoint descriptors and addresses must be in the fixed order of the ISD-300A1 internal defaults: Bulk-out first, then Bulk-in, followed by Interrupt.

Address (HS or FS)	Field Name	Description	On-board Defaults
Interface Descriptor			
0x3E(HS) 0x5D(FS)	Length	Length of interface descriptor in bytes.	0x09
0x3F(HS) 0x5E(FS)	bDescriptorType	Descriptor type.	0x04
0x40(HS) 0x5F(FS)	bInterfaceNumber	Interface number.	0x00
0x41(HS) 0x60(FS)	bAlternateSettings	Alternate settings	0x00
0x42(HS) 0x61(FS)	bNumEndpoints	Number of endpoints	0x03
0x43(HS) 0x62(FS)	bInterfaceClass	Interface class.	0x0F
0x44(HS) 0x63(FS)	bInterfaceSubClass	Interface subclass.	0x00
0x45(HS) 0x64(FS)	bInterfaceProtocol	Interface protocol.	0xFF
0x46(HS) 0x65(FS)	Interface	Index to first interface string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
USB Bulk Out Endpoint			
0x47(HS) 0x66(FS)	Length	Length of this descriptor in bytes.	0x07
0x48(HS) 0x67(FS)	bDescriptorType	Endpoint descriptor type	0x05
0x49(HS) 0x68(FS)	bEndpointAddress	This is an Out endpoint, endpoint number 1.	0x01
0x4A(HS) 0x69(FS)	bmAttributes	This is a bulk endpoint.	0x02
0x4B(HS) 0x6A(FS)	wMaxPacketSize (LSB)	Max data transfer size.	0x00 (HS) 0x40 (FS)
0x4C(HS) 0x6B(FS)	wMaxPacketSize (MSB)		0x02 (HS) 0x00 (FS)
0x4D(HS) 0x6C(FS)	bInterval	HS interval for polling (max. NAK rate). Does not apply to FS bulk endpoints.	0x01 (HS) 0x00 (FS)
USB Bulk In Endpoint			
0x4E(HS) 0x6D(FS)	Length	Length of this descriptor in bytes.	0x07

Address (HS or FS)	Field Name	Description	On-board Defaults
0x4B(HS) 0x4B(FS)	bDescriptorType	Endpoint descriptor type	0x05
0x50(HS) 0x50(FS)	bEndpointAddress	This is an In endpoint, endpoint number 2.	0x02
0x51(HS) 0x70(FS)	bmAttributes	This is a bulk endpoint.	0x02
0x52(HS) 0x71(FS)	wMaxPacketSize (LSB)	Max data transfer size.	0x00 (HS) 0x40 (FS)
0x53(HS) 0x72(FS)	wMaxPacketSize (MSB)		0x02 (HS) 0x00 (FS)
0x54(HS) 0x75(FS)	bInterval	HS interval for polling (max NAK rate). Does not apply to FS bulk endpoints.	0x01 (HS) 0x00 (FS)
USB Interrupt Endpoint			
0x55(HS) 0x77(FS)	bLength	Length of this descriptor in bytes.	0x07
0x56(HS) 0x75(FS)	bDescriptorType	Endpoint descriptor type	0x05
0x57(HS) 0x76(FS)	bEndpointAddress	This is an interrupt endpoint, endpoint number 3.	0x03
0x58(HS) 0x77(FS)	BmAttributes	This is an interrupt endpoint.	0x03
0x59(HS) 0x78(FS)	wMaxPacketSize (LSB)	Max data transfer size.	0x02
0x5A(HS) 0x79(FS)	wMaxPacketSize (MSB)		0x00
0x5B(HS) 0x7A(FS)	bInterval	This is the polling interval.	0x05 (HS) 0x20 (FS)

Table 9 – HS and FS Interface Descriptor(s)

String Descriptors

The ISD-300A1 supports multiple string descriptors, such as a manufacturer name string indexed by the iManufacturer field in the Device Descriptor. The descriptor index is specified as the starting address values divided by 2 (i.e. Manufacturer string begins at address 0x92, but is specified in the iManufacturer field as 0x49).

String index 0 must contain the LANGID of exactly one language, as the ISD-300A1 supports only a single language. Microsoft defines the LANGID codes for Windows, as described in *Developing International Software for Windows 95 and Windows NT*, Nadine Karo, Microsoft Press, Redmond, Washington. Note the LANGID code for English is 0x0409.

The following table shows how the LANGID, manufacturer, and product strings are formatted in the on-board ROM contents, and this can be considered an example of how to format strings in the PC memory device or Flash Identify data. Each string character is comprised of an ASCII character appended to a NULL byte to meet the UNICODE encoding requirements as specified in *The Unicode Standard, Worldwide Character Encoding, Version 1.0, Volumes 1 and 2*.

Address	Field Name	Description	On-board Defaults
USB String Descriptor - Index 0 (LANGID)			
0x7C	bLength	LANGID string descriptor length in bytes.	0x04
0x7D	bDescriptorType	Descriptor type	0x03
0x7E	LANGID (LSB)	Language supported. Note: See LANGID table in Microsoft documentation (the code for English is 0x0409)	0x09
0x7F	LANGID (MSB)		0x01
USB String Descriptor - Manufacturer			

Address	Field Name	Description	On-board Defaults
0x92	bLength	String descriptor length in bytes	0x22
0x93	bDescriptorType	Descriptor type.	0x03
0x94	bString	ASCII character.	0x49 ("I")
0x95	bString	("\0")	0x00
0x96	bString	ASCII character.	0x56 ("v")
0x97	bString	("\0")	0x00
0x98	bString	ASCII character.	0x20 (" ")
0x99	bString	("\0")	0x00
0x9A	bString	ASCII character.	0x53 ("s")
0x9B	bString	("\0")	0x00
0x9C	bString	ASCII character.	0x79 ("Y")
0x9D	bString	("\0")	0x00
0x9E	bString	ASCII character.	0x73 ("z")
0x9F	bString	("\0")	0x00
0xA0	bString	ASCII character.	0x74 ("T")
0xA1	bString	("\0")	0x00
0xA2	bString	ASCII character.	0x55 ("u")
0xA3	bString	("\0")	0x00
0xA4	bString	ASCII character.	0x50 ("n")
0xA5	bString	("\0")	0x00
0xA6	bString	ASCII character.	0x23 ("3")
0xA7	bString	("\0")	0x00
0xA8	bString	ASCII character.	0x44 ("D")
0xA9	bString	("\0")	0x00
0xAA	bString	ASCII character.	0x65 ("e")
0xAB	bString	("\0")	0x00
0xAC	bString	ASCII character.	0x77 ("g")
0xAD	bString	("\0")	0x00
0xAE	bString	ASCII character.	0x69 ("i")
0xAF	bString	("\0")	0x00
0xB0	bString	ASCII character.	0x57 ("g")
0xB1	bString	("\0")	0x00
0xB2	bString	ASCII character.	0x56 ("v")
0xB3	bString	("\0")	0x00
USB String Descriptor – Product			
0xB4	bLength	String descriptor length in bytes	0x28
0xB5	bDescriptorType	Descriptor type	0x03
0xB6	bString	ASCII character.	0x55 ("U")
0xB7	bString	("\0")	0x00
0xB8	bString	ASCII character.	0x57 ("S")
0xB9	bString	("\0")	0x00
0xBA	bString	ASCII character.	0x42 ("B")
0xBB	bString	("\0")	0x00
0xBC	bString	ASCII character.	0x20 (" ")
0xBD	bString	("\0")	0x00
0xBE	bString	ASCII character.	0x53 ("S")
0xBF	bString	("\0")	0x00
0xC0	bString	ASCII character.	0x71 ("r")
0xC1	bString	("\0")	0x00

Address	Field Name	Description	On-board Defaults
0x72	bString	ASCII character.	0x6F ('f')
0x73	bString	{NULL}	0x00
0x74	bString	ASCII character.	0x72 ('r')
0x75	bString	{NULL}	0x00
0x76	bString	ASCII character.	0x61 ('a')
0x77	bString	{NULL}	0x00
0x78	bString	ASCII character.	0x67 ('g')
0x79	bString	{NULL}	0x00
0x7A	bString	ASCII character.	0x65 ('e')
0x7B	bString	{NULL}	0x00
0x7C	bString	ASCII character.	0x20 (' ')
0x7D	bString	{NULL}	0x00
0x7E	bString	ASCII character.	0x41 ('A')
0x7F	bString	{NULL}	0x00
0x80	bString	ASCII character.	0x64 ('d')
0x81	bString	{NULL}	0x00
0x82	bString	ASCII character.	0x61 ('a')
0x83	bString	{NULL}	0x00
0x84	bString	ASCII character.	0x79 ('y')
0x85	bString	{NULL}	0x00
0x86	bString	ASCII character.	0x71 ('q')
0x87	bString	{NULL}	0x00
0x88	bString	ASCII character.	0x65 ('e')
0x89	bString	{NULL}	0x00
0x8A	bString	ASCII character.	0x72 ('r')
0x8B	bString	{NULL}	0x00
0x8C-0x8F	Unused ROM space		0x00

Table 10 – String Descriptors

Descriptor Requirements

Descriptors programmed into an I²C memory device must observe the following constraints.

String Descriptor Indexes

An index of 0x00 indicates the string is absent. If the string descriptor is present, the index value is the beginning address location divided by 2. String descriptors must not cross I²C memory device block boundaries, i.e., the starting address must be moved to the next I²C memory device boundary.

Pipes

The ISD-300A1 provides four USB pipes: Default Control, Bulk Out, Bulk In, and Interrupt.

Default Control Pipe

The default pipe is used to transport standard, class and vendor-specific USB requests to the ISD-300A1.

Bulk Out Pipe

The Bulk Out pipe is used to send commands and data to an attached mass storage device. Maximum packet size is 64 bytes in FS operation, 512 bytes in HS operation.

Bulk In Pipe

The Bulk In pipe is used to receive status and read data from an attached mass storage device. Maximum packet size is 64 bytes in FS operation, 512 bytes in HS operation.

Interrupt Pipe

The Interrupt pipe implemented in the ISD-300A1 serves two purposes: 1) Some legacy software applications require the endpoint to exist for correct operation, and 2) to enable systems to request service by the host. For more information, see the **SYS_IRQ Pin** section on page 41 of this document.

Requests

The ISD-300A1 responds to three different types of request:

- Standard USB device requests
- Mass Storage Class Bulk-Only requests
- Vendor-specific requests

Standard Requests

The ISD-300A1 supports all USB standard device requests except the optional Set Descriptor request. These requests, which are described in Chapter 9, Device Framework, of the *USB Specification*, are:

- Clear Feature
- Get Configuration
- Get Descriptor (for information on String Descriptors, see **String Descriptors** on page 19)
- Get Interface
- Get Status
- Set Address
- Set Configuration
- Set Interface
- Set Feature

Mass Storage Class Bulk-Only Requests

Mass Storage Class Bulk-Only requests supported by the ISD-300A1 are listed in **Table 11**.

Label	bmlrequest type	bRequest	wValue	wIndex	wLength	Data
RESET	0x21	0xFF	0x0000	Interface	0x0000	[None]
GET_MAX_LUN	0xA1	0x1E	0x0000	Interface	0x0001	1 byte

Table 11 – Mass Storage Class Bulk-Only Requests

RESET

This request flushes all buffers and resets the pipes to their default states, resets all hardware registers to their default state, and basically causes the ISD-300A1 to enter a power-up reset state. Any STALL conditions or bulk data toggle bits remain unchanged.

GET_MAX_LUN

The ISD-300A1 returns one byte of data that contains the maximum LUNs supported by the device. This information is derived from the Last LUN Identifier configuration setting, bits (2:0) of configuration data located at address offset 0x8. For example, if the device supports four LUNs then the LUNs would be

numbered from 0 to 3, and the Last LUN Identifier configuration data bit field should be set to 0x3. If no LUN is associated with the device, the Last LUN Identifier shall be set to 0x0.

Vendor-Specific Requests

Vendor specific requests supported by the ISD-300A1 are listed in **Table 12**. The ISD-300A1 will STALL any vendor specific request if not configured by the USB host (USB configuration is 0).

Label	InRequest Type	InRequest	wValue	WIndex	WLength	Data
LOAD CONFIG DATA	0x40	0x01	Data Source	Starting Address	Data Length	Configuration Data
READ CONFIG DATA	0x70	0x02	Data Source	Starting Address	Data Length	Configuration Data
SOFT RESET	0x40	0x03	0x0000	0x0000	0x0000	[None]
CMD_QUEUEING_CONTROL	0x40	0x04	Queueing Control	0x0000	0x0000	[None]
BOGUS_READ	0x70	0x01	0xXXXX	0xXXXX	0xXXXX	Null byte data
LOAD MFG DATA	0x40	0x05	Disable / Enable	0x0000 (starting address)	Data Length	Mfg. test data
READ MFG DATA	0x70	0x06	0x0000	0x0000	Data Length	Mfg. test data

Table 12 – Vendor-Specific Requests

LOAD_CONFIG_DATA

This request enables configuration data writes to the data source specified by the wValue field. The wIndex field specifies the starting address and the wLength field denotes the data length in bytes.

Legal values for wValue are as follows:

0x0000	Configuration bytes, address range 0x2 – 0xf
0x0002	External I ² C memory device

Configuration byte writes must be constrained to addresses 0x2 through 0xf, as shown in **Table 4 – ISD-300A1 Configuration Bytes** on page 14. Attempts to write outside this address space will result in a STALL condition. Configuration byte writes only overwrite ISD-300A1 Configuration Byte registers, the original data source remains unchanged (I²C memory device, I²B identify data, or internal ROM).

Writes to I²C memory devices shall only start on eight-byte boundaries, meaning that the address value must be evenly divisible by eight.

Writes to I²C memory devices must not cross 256 byte page boundaries, i.e. start and finish write addresses must have equal modulo 256 values. Write operations with beginning and end addresses that do not fall in the same 256 byte page will result in a STALL condition.

Illegal values for wValue as well as attempts to write to an I²C memory device when none is connected will result in a STALL condition.

READ_CONFIG_DATA

This USB request allows data retrieval from the data source specified by the wValue field. Data is retrieved beginning at the address specified by the wIndex field. The wLength field denotes the length in bytes of data requested from the data source.

Legal values for wValue are as follows:



0x0000	Configuration bytes, addresses 0x0 – 0xf only
0x0001	Internal ROM
0x0002	External I ² C memory device
0x0003	Vendor-specific identity (FBI) data

Illegal values for wValue will result in a STALL condition on the USB port. Attempted reads from an I²C memory device when none is connected or attempted reads from FBI data when not in I₂C MODE will result in a STALL condition. Attempts to read configuration bytes with starting addresses greater than 0xf will also result in a STALL condition.

SOFT_RESET

This request resets the ISD-300A1's data path control state machines, buffer RAM and command queue. The attached device is not reset. This USB request is required for error recovery while complex command queuing is enabled.

Issuing a SOFT_RESET when complex command queuing is not enabled will result in a STALL condition.

CMD_QUEUING_CONTROL

This request sets the type of command queuing used by the ISD-300A1. Command queuing is a vendor specific feature of the ISD-300A1 that allows the C13W (refer to the USB Mass Storage Class Bulk Only Transport Specification) and possibly data for a new command to be transferred before the CSW for the previous command has been sent. Queuing commands can hide delays between the C13W, data, and CSW of a command and between commands, and thus improve overall system performance. The ISD-300A1 supports two types of command queuing: simple and complex.

Simple Command Queuing

In simple command queuing the ISD-300A1 stops when there is a phase error and does not process a queued C13W. But when there is a device error the ISD-300A1 continues and processes the queued command. It is up to the host to notice the "command failed" status in the CSW for the first command and recover from the error even though the subsequent queued command might have changed the state of the attached device after the error occurred.

Complex Command Queuing

In complex command queuing the ISD-300A1 stops processing commands in the event of a device error just as it does for a phase error. This preserves the state of the attached device. The `SOFT_RESET` command is available when complex command queuing is enabled to allow the host to reset the ISD-300A1 and discard any queued commands or data without resetting the attached device. After the `SOFT_RESET` the host can send another CDW to query the device for more information about the error or re-issue the failed command.

Legal values for wValue are as follows:

0x0000	Simple Command Queuing (Power-on reset default)
0x0001	Complex Command Queuing

BOGUS_READ

This USB request is present for legacy software reasons – some USB drivers require this command to exist for proper operation. The ISD-300A1 will return the requested amount of zero filled data packets.

LOAD_MFG_DATA

This USB request is used to enable and control Manufacturing Test Mode operation. Manufacturing Test Mode is provided as a means to implement board/system level interconnect tests. During Manufacturing Test Mode operation, all outputs not associated directly with USB operation are controllable. Normal state machine and register control of output pins are disabled. Control of the select ISD-300A1 IO pins and their 3-state controls are mapped to the USB data packet associated with this request. (See **Table 13 – LOAD_MFG_DATA Data Block Bit Map** for explanation of the required `LOAD_MFG_DATA` data packet format.)

The wValue field enables/disables Manufacturing Test Mode operation. All Manufacturing Test Mode operation requests must contain a complete data packet (wLength field set to 0x0007) and start from the beginning of the register chain (wIndex field set to 0x0000).

Legal values for wValue are as follows:

0x0000	Normal operation mode – writing this wValue returns the ISD-300A1 to normal operation regardless of previous command data sets (power-on reset default).
0x0001	Manufacturing Test Mode – manufacturing test registers control specific outputs cells of the ISD-300A1 to enable board level testing in the manufacturing environment.

Legal values for wLength are as follows:

0x0000	Valid only when wValue = 0x0000; when disabling Manufacturing Test Mode of operation.
0x0007	Valid only when wValue = 0x0001. For proper Manufacturing Test Mode operation, wLength must equal 0x0007. Any data packet lengths greater than 7 will result in a STALL condition.

Table 13 shows the bit-wise test control register mapping of the data packet associated with the LOAD_MIC_DATA vendor specific USB command.

Byte	Bit(s)	Test / 3-State Control Register Name
0	1:0	NLED[1:0]
0	2	NPWR500
0	3	NATA_RESET
0	4	NDIOW
0	5	NDIOR
0	6	NDMACK
0	7	ATA_PL_LN
1	0	ATA_PD_EN
1	2:1	NCS[1:0]
1	5:3	DA[2:0]
1	6	NLOWPWR
1	7	DD[15:0] 3-State Enable Active In 3-state buffer enable for ATA data bus.
2	7:0	DD[7:0]
3	7:0	DD[15:8]
4	7:0	GPIO[7:0]
5	1:0	GPIO[9:8]
5	7:2	GPIO[5:0] 3-State Enable Active In 3-state buffer enable for each GPIO pin
6	3:0	GPIO[9:6] 3-State Enable Active In 3-state buffer enable for each GPIO pin
6	7:4	Reserved, software must write 0000b

Table 13 – LOAD_MIC_DATA Data Block Bit Map

READ_MFG_DATA

This USB request returns a "snapshot in time" of select ISD-300A1 input pins. The input pin states are bit-wise mapped to the USB data packet associated with this request. ISD-300A1 input pins not associated directly with USB operation, can be sampled at any time during normal or Manufacturing Test Mode operation. This request is independent of normal ISD-300A1 state machine control or Manufacturing Test Mode write operations. See **Table 14 – READ_MFG_DATA Data Block Bit Map** for an explanation of the READ_MFG_DATA data packet format.

Legal values for wValue are as follows:

0x0000 wValue must be set to 0x0000.

Legal values for wLength are as follows:

0x0001 –
0x0008 Any data packet lengths greater than 0x0008 will result in a STALL condition.

Table 14 shows the bit-wise input pin mapping of the data packet associated with the READ_MFG_DATA vendor specific USB command. All input and bi-directional pin values are taken from the pin.

Byte	Bit(s)	Pin Name
0	0	DRV_PWR_VALID
0	1	VBUS_PWR_VALID
0	2	VBUS_POWERED
0	3	DISK_READY
0	3	SYS_IRQ
0	5	IORDY
0	6	DYMARQ
0	7	I_MODE
1	0	NCART_DET
1	1	N_EFFECT
1	3:2	N_LED[1:0]
1	4	NPRW500 (output register value only)
1	5	NATA_RESET (output register value only)
1	6	NDIOW (output register value only)
1	7	NDIOR (output register value only)
2	0	NDMACK (output register value only)
2	1	A1A_PL_LN (output register value only)
2	2	A1A_PD_LN (output register value only)
2	4:3	NCS[1:0] (output register value only)
2	7:5	DA[2:0] (output register value only)
3	7:0	DD[7:0]
4	7:0	DD[15:8]
5	7:0	GPIO[7:0]
6	1:0	GPIO[9:8]
6	2	DD[15:0] 3-State Control (internal register)
6	7:3	GPIO[4:0] 3-State Control (internal register)
7	4:0	GPIO[9:5] 3-State Control (internal register)
7	5	MFG_SEL (manufacturing test mode enable)
7	6	NLOWPWR (output register value only)
7	7	A1A_LN

Table 14 – READ_MFG_DATA Data Block Bit Map

ATA/ATAPI Interface

The ATA/ATAPI port on the ISD-300A1 is compliant with the *Information Technology: AT Attachment with Packet Interface – 5 (ATA/ATAPI-5) Specification, T13-1321D Rev. 3*. The ISD-300A1 supports both ATAPI packet commands as well as ATA commands (by use of ATA Command Blocks). Additionally, the ISD-300A1 translates ATAPI SFF-8070i commands to ATA commands for seamless integration of ATA devices with generic Mass Storage Class BOT drivers. The ISD-300A1 also provides a vendor-specific "event notify" ATA command to automatically communicate certain USB and system events to the attached device.

Protocol

The ISD-300A1 supports command protocol flows as defined in the *ATA/ATAPI-5 Specification*. Commands are grouped into different classes, based on the protocol followed for command execution.

The ATA/ATAPI interface supports the following clarifications:

- Immediately after the reset recovery period, the ISD-300A1 will write 0x00 to the Device Control register.
- Arbitrary byte count transfers are supported.
- 16-bit data reads and writes are supported.
- 8-bit data transfers are not supported.

Reset Mapping

The ATA/ATAPI interface responds to several resets: Power-on, USB, MSC, and Vendor-specific Soft reset.

In the case of a power-on reset, a full device initialization is performed. 11Bh data is retrieved and stored if the I₁MODE pin is set active.

In the cases of USB reset and MSC reset, a partial initialization is performed which excludes all attempts to perform Identify Device commands.

In the case of a Vendor-specific Soft reset, only the internal ISD-300A1 state machines are reset.

Device Requirements

Attached mass storage devices must support the following:

ATA Reset, 01h, 0Bh

After deassertion of $\overline{ATA_NRESET}$, BSY and DRQ must be cleared by the device within the ATA Initialization Timeout configuration setting value.

ATA Polling Device

The device shall be capable of being a polling only device. The ATA signal **INTRQ** is not used by the ISD-300A1.

ATA Initialization Timeout

ISD-300A1 internal ROM has a default configuration value of 8.2 seconds for ATA Initialization Timeout. When L_MODE operation is utilized, the default ATA Initialization Timeout value is used to remove F1Bh data. Once the vendor specific Identify (F1Bh) command completes, the default value is overridden with the F1Bh data value.

If an I²C memory device is utilized for ISD-300A1 configuration and USB descriptor data, the ATA Initialization Timeout value is loaded from the I²C memory device prior to any ATA interface activity.

Reset Recovery is 3 ms. **Figure 2** graphically defines “Initialization Timeout” and “Reset Recovery”.




Figure 2 – ATA Reset Protocol

ATA Command Block

ATA commands for the ISD-300A1 are supported by command encoding in the command block portion of the *MSC Command Block Wrapper (CBW)*. Refer to the *USB Mass Storage Class (MSC) Bulk Only Transport Specification* for information on CBW formatting.

The ATA Command Block (*ATACB*) provides a means of passing ATA commands and ATA register accesses for execution. The *ATACB* resides in the *CBWCB* portion of the *CBW*. The *ATACB* is distinguished from other command blocks by the first two bytes of the command block matching the *wATACBSignature*. Only command blocks that have a valid *wATACBSignature* are interpreted as ATA Command Blocks. All other fields of the *CBW* and restrictions on the *CBWCB* shall remain as defined in the *USB Mass Storage Class Bulk Only Transport Specification*. The *ATACB* shall be 16 bytes in length. The following table and text defines the fields of the *ATACB*.

Byte	7	6	5	4	3	2	1	0
0-1	<i>wATACBSignature</i>							
2	<i>bmATACBActionSelect</i>							
3	<i>bmATACBRegisterSelect</i>							
4	<i>bATACBTransferBlockCount</i>							
5-12	<i>bATACBTaskfileWriteData</i>							
13-15	Reserved (0)							

Table 15 – ATA Command Block Formatting

Field Descriptions

wATACBSignature –

This signature indicates that the *CBWCB* contains an *ATACB*. The signature field shall contain the ATA Command Designator value obtained from ISD-300A1 configuration space to indicate an *ATACB* (the default value is 0x2424). Devices capable of accepting only ATA Command Blocks shall return a command failed status if the *wATACBSignature* is not correct.

bmATACBActionSelect –

The bit fields of this register shall control the execution of the *ATACB*. Refer to **Figure 3– ATA Command Block Flow Diagram** for further clarification. The bitmap of the *bmATACBActionSelect* shall be defined as follows:

- Bit 7 *IdentifyPacketDevice* – ATA/ATAPI Identify Packet Device Command. Setting *IdentifyPacketDevice* indicates the data phase will contain ATAPI (A1h) or ATA (Ech) IDENTIFY device data. Setting *IdentifyPacketDevice* when the data phase is not IDENTIFY data will cause undetermined device behavior.
- 0 – Normal operation.
 - 1 – Data phase of command will contain ATAPI or ATA IDENTIFY data, allowing the device to parse data for required device information.
- Bit 6 *UDMACommand* – Ultra DMA Data Transfer Enable (Multi-word DMA not supported). Setting *UDMACommand* with non-UDMA capable devices or using it with non-UDMA commands will cause undetermined behavior.
- 0 – Do not use DMA data transfers (PIO transfers only).
 - 1 – Use Ultra DMA for data transfers (device must be capable).

Bit 5	<p><i>DEVOverride</i> – Use the DEV value specified in the <i>ATACB</i>.</p> <p>0 – The DEV bit value will be determined from ISD-300A1 Configuration data (0x5 bit 5).</p> <p>1 – The DEV bit value will be determined from the <i>ATACB</i>(0x3 bit 1).</p>
Bits 4-3	<p><i>DEErrorOverride(1:0)</i> – Device and Phase Error Override. These bits shall not be set in conjunction with <i>bmATACBActionSelect TaskFileRead</i>. The order of precedence for error override shall be dependant on the amount of data left to transfer when the error is detected, as depicted in the <i>ATACB</i> Command Flow diagram.</p> <p>00 – Data accesses are halted if a device or phase error is detected.</p> <p>01 – Phase error conditions are not used to qualify the occurrence of data accesses.</p> <p>10 – Device error conditions are not used to qualify the occurrence of data accesses.</p> <p>11 – Neither device error or phase error conditions are used to qualify the occurrence of data accesses.</p>
Bit 2	<p><i>PollAltStatOverride</i> – Poll ALTSTAT Override.</p> <p>0 – The Alternate Status register shall be polled until BSY=0 before proceeding with the <i>ATACB</i> operation.</p> <p>1 – Execution of the <i>ATACB</i> shall proceed with the data transfer without polling the Alternate Status register until BSY=0.</p>
Bit 1	<p><i>DeviceSelectionOverride</i> – Device Selection Override. This bit shall not be set in conjunction with <i>bmATACBActionSelect TaskFileRead</i>.</p> <p>0 – Device selection shall be performed prior to command register write accesses.</p> <p>1 – Device selection shall not be performed prior to command register write accesses.</p>
Bit 0	<p><i>TaskFileRead</i> – Read and return the task file register data selected in <i>bmATACBRegisterSelect</i>. If <i>TaskFileRead</i> is set, the <i>DEVICEDataTransferLength</i> field must be set to 8.</p> <p>0 – Execute <i>ATACB</i> command and data transfer (if any).</p> <p>1 – Only task file registers selected in <i>bmATACBRegisterSelect</i> shall be read. Task file registers not selected in <i>bmATACBRegisterSelect</i> shall not be accessed and 00h shall be returned for the unselected register data.</p>

bmATACBRegisterSelect –

Setting the appropriate bit fields shall cause the taskfile read or write register access to occur. Taskfile read data shall always be 8 bytes in length. Unselected taskfile register data shall be returned as 00h. Taskfile register accesses shall occur in sequential order as shown (Bit 0 first, Bit 7 last). The *bmATACBRegisterSelect* bitmap shall be as defined below.

Bit 0	(3F6h)	Device Control / Alternate Status
Bit 1	(1E1h)	Features / Error
Bit 2	(1E2h)	Sector Count
Bit 3	(1E3h)	Sector Number
Bit 4	(117h)	Cylinder Low
Bit 5	(1E5h)	Cylinder High
Bit 6	(1E6h)	Device / Head
Bit 7	(117h)	Command / Status

bmATACBTransferBlockCount –

This value shall denote the maximum requested block size in 512 byte blocks. This variable shall be set to the value last used for "Sectors per block" in the *SICT_MULTIPLE_MODE* command. Valid values are 0, 1, 2, 4, 8, 16, 32, 64, and 128 (0 indicates 256 sectors per block). Command failed status shall be returned if an invalid value is detected in the *ATACB*. Non-multiple commands shall set this value to 1 (block size of 512 bytes).

bATACBTaskFileWriteData -

ATA register data used on ATA command or PIO write operations. Only data entries that have the associated *bm.ATAControllerRegisterSelect* bit set shall be required to have valid data.

ATACD Address offset 5h	(116h)	Device Control
ATACD Address offset 6h	(117h)	Features
ATACD Address offset 7h	(118h)	Sector Count
ATACD Address offset 8h	(119h)	Sector Number
ATACD Address offset 9h	(11Ah)	Cylinder Low
ATACD Address offset Ah	(11Bh)	Cylinder High
ATACD Address offset Bh	(11Ch)	Device
ATACD Address offset Ch	(11Dh)	Command




Figure 3- ATA Command Block Flow Diagram

Vendor-Specific ATA Commands

There are two vendor-specific ATA commands implemented in the ISD-300A1. These commands are shown in **Table 16**.

Label	Command Code	Description
IDENTIFY	FBh	This command is used to read ISD-300A1 configuration data and USB descriptor data from an attached mass storage device.
EVENT_NOTIFY	Specified in Configuration Data	This command communicates certain events to the device and is executed as the events occur.

Table 16 – Vendor-Specific ATA Commands

IDENTIFY

The vendor-specific Identify (FBh) command enables the ISD-300A1 to request configuration and USB descriptor information from an attached mass storage device.

Command Code

FBh

Protocol

PIO data-in (refer to *ATA/ATAPI-5 Specification*, section 9.7).

Identification Register Writes

Register	7	6	5	4	3	2	1	0
Feature	N/A							
Sector Count	N/A							
Sector Number	N/A							
Cylinder Low	N/A							
Cylinder High	N/A							
Device/Head	obs	N/A	obs	DLV	0	0	0	1
Command	FBh							

Table 17 – Identification Register Writes

Device/Head register –

The DLV bit indicates the selected device.

Identification Register Reads

Register	7	6	5	4	3	2	1	0
Error	N/A							
Sector Count	N/A							
Sector Number	N/A							
Cylinder Low	N/A							
Cylinder High	N/A							
Device/Head	obs	N/A	obs	DLV	N/A	N/A	N/A	N/A
Status	BSY	N/A	N/A	N/A	DRQ	N/A	N/A	ERR

Table 18 – Identification Register Reads

**Device/Lead register –**

The DEV bit indicates the selected device.

Status register –

BSY shall be cleared to zero upon command completion.

DRDY shall be set to one.

DF (Device Fault) shall be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

Device Error Indication

If the device does not support this command, the device shall return command aborted. Otherwise, the device shall not report an error.

Description

When the command is issued, the device sets the BSY bit to one, and prepares to transfer 512 bytes of configuration/descriptor data to the ISD-300A1. *Note: Configuration and descriptor information is limited to 256 bytes in length. Data beyond 256 bytes (bytes 256-511) is read by the ISD-300A1 but ignored.* The device then sets DRQ to one and clears BSY to zero.

The arrangement and meaning of the 128h data bytes are specified in **Table 3**, **Table 7**, **Table 8**, **Table 9**, **Table 10**, and **Table 11**. An example of 128h programming is shown in **Appendix A**.

EVENT_NOTIFY

The vendor-specific Event-notify command enables the ISD-300A1 to communicate the occurrence of certain USB and system events to the attached device.

Command Code

Specified in the ISD-300A1 Configuration Bytes, address 0x2. Programming the command code to 0x00 disables the event-notify feature.

Protocol

Non-data (refer to *ATA/ATAPI-5 Specification*, section 9.9).

Notification Register Writes

Register	7	6	5	4	3	2	1	0
Features	USB Reset	Class Specific Reset	USB Suspend	USB Resume	Cartridge Insert	Cartridge Release	Eject Button Press	Eject Button Release
Sector Count	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	USB High Speed	USB Full Speed
Sector Number	N/A							
Cylinder Low	STATE0							
Cylinder High	STATE1							
Device/Head	N/A							
Command	Specified in the ISD-300A1 Configuration Bytes							

Table 19 – Event Notify A FA Command

Features register –

The USB Reset bit indicates that a USB Reset event has occurred.

The Class Specific Reset bit indicates that an MSC Reset was issued by the host.

The USB Suspend bit indicates that the USB bus has gone into suspend.



- The USB Resume bit denotes that the USB bus is no longer in suspend.
- The Cartridge Insert bit is set when the device media is inserted.
- The Cartridge Release bit is set when the device media is ejected.
- The Eject Button Press bit is set when the eject button on the device is pressed.
- The Eject Button Release bit is set when the eject button on the device is released.

Sector Count –

- The USB Full Speed bit indicates the USB bus is now operating in full speed mode (12 Mbit).
- The USB High Speed bit indicates the USB bus is now operating in high speed mode (480 Mbit).

Cylinder Low – STATE0

STATE0 is written with the value of NSTA11.0 obtained from the previously completed event notification command. Assertion of NRESET resets STATE0 to 0x00.

Cylinder High – STATE1

STATE1 is written with the value of NSTA11.1 obtained from the previously completed event notification command. Assertion of NRESET resets STATE1 to 0x00.

Notification Register Reads

Register	7	6	5	4	3	2	1	0
Error	N/A							
Sector Count	N/A							
Sector Number	N/A							
Cylinder Low	STATE0							
Cylinder High	STATE1							
Device's Lead	N/A							
Status	BSY	N/A	N/A	N/A	DRQ	N/A	N/A	N/A

Table 20 – Event Notify Drive Status

Cylinder Low – NSTATE0

NSTATE0 is read from the device and stored for use as STATE0 during the next execution of the event notification command. NSTATE0 provides temporary non-volatile storage for devices whose power is controlled by NPWR500 (typically VBUS powered systems). This allows the device to store information prior to entering a USB suspend state for retrieval after resuming from the USB low power state.

Cylinder High – NSTATE1

NSTATE1 is read from the device and stored for use as STATE1 during the next execution of the event notification command. NSTATE1 provides temporary non-volatile storage for devices whose power is controlled by NPWR500 (typically VBUS powered systems). This allows the device to store information prior to entering a USB suspend state for retrieval after resuming from the USB low power state.

Note that a USB reset from the host may interrupt the collection of data. The device must accommodate the potential for this occurrence.

Status register –

- BSY shall be cleared to zero upon command completion.
- DRQ shall be cleared to zero.

Error Outputs

If the device does not support this command, the device shall return command aborted. Otherwise, the device shall not report an error.

Description

When the event notification command is issued, the ISD-300A1 waits until the device clears BSY and DRQ to zero before beginning register writes. After writing the input registers, the ISD-300A1 waits for BSY and DRQ cleared to zero and then reads the next state information (NSTA_H).

The event notification command is issued following every reset of the device and following the power-on reset device initialization sequence. The event notification command is also issued after any of the events reported in the event notification data take place.

If any combination of mating events (mating events are defined as USB HST/S, suspend/resume, cartridge insert/release, eject press/release, and USB/class reset) take place before the ISD-300A1 can issue the event notification command to the device, the following will occur:

1. Send an event notification command showing all events.
2. Send a subsequent event notification command showing only the most recent of any mated events.

If an event notification command does not complete for any reason (such as an incoming reset), the ISD-300A1 will re-issue the command (with any new event data) until it completes successfully. Success of the command does NOT depend upon the ERR bit. If the DRQ bit is set in response to an event notification, the ISD-300A1 will continue to poll (this debug feature makes device incompatibility obvious).

Power Management

The ISD-300A1 is capable of offering two types of system power configurations:

- Self-Powered – VBUS current is limited to 100 mA or less.
- Bus-Powered – VBUS current is limited to 500 mA or less.

The ISD-300A1 dynamically operates in a self or bus powered system depending upon the state of the VBUS_POWERED input.

Control Pins**VBUS_POWERED Pin**

The VBUS_POWERED input pin indicates the amount of system current drawn from VBUS. The VBUS powered input is used to qualify:

- The response for a GET_STATUS USB request.
- An ISD-300A1 asynchronous reset in the following cases:
 - If VBUS_POWERED is asserted high and the host has set the USB configuration for self powered operation.
 - If VBUS_POWERED is detected changing state when USB configuration is set to 0.
- Which USB descriptors are presented to the host. If asserted, the first descriptor set is returned. If de-asserted, the second descriptor set is returned.

Setting VBUS_POWERED inactive dictates the system is self powered, drawing up to the value of current returned in the bMaxPower field (100 mA maximum) or less from VBUS. Setting VBUS_POWERED active indicates the system is capable of drawing up to the amount present in the bMaxPower USB descriptor field (500 mA maximum).

DRV_PWR_VALID Pin

The *DRV_PWR_VALID* input pin is typically enabled only in Hybrid powered systems, or systems in which the ISD-300A1 receives power from VBUS, and the device receives power from another source. In VBUS or self-powered systems DRV_PWR_VALID is typically not utilized. In Hybrid powered systems,

DRV_PWR_VALID indicates if the device is powered or at least attached and qualifies device operation. DRV_PWR_VALID active polarity and enabling is controlled during ISD-300A1 configuration. It is active high in systems that can supply a power indication from the drive. It is active low in systems that utilize a "grounding scheme" to indicate when the cable is connected to the device. If enabled, and DRV_PWR_VALID is not determined active after the ISD-300A1 configuration data is loaded, the ISD-300A1 enters a low power mode of operation (similar to USB suspend state when in VBUS powered operation. See **Table 21 – ATA Interface Line States** on page 40 for more information). Asserting DRV_PWR_VALID enables resume from the low power operation state.

This signal may also be used in conjunction with ATA_LN to force the ISD-300A1 to disable the USB interface and operate in a low power state when sharing the ATA interface.

VBUS_PWR_VALID Pin

This input pin indicates that VBUS power is present at the USB connector. VBUS_PWR_VALID qualifies driving the system's 1.5K ohm pull-up resistor on D+ when the system is externally powered (the USB specification only allows the device to source power to D+ when the host is powered). After the ISD-300A1 configuration data is loaded, if VBUS_PWR_VALID is inactive the ISD-300A1 enters a low power mode of operation. Asserting VBUS_PWR_VALID resumes operation from the low power state.

DISK_READY Pin

This input pin indicates the attached device is powered and ready to begin communication with the ISD-300A1. DISK_READY qualifies the start of the ISD-300A1's initialization sequence. A state change from 0 to 1 on DISK_READY will cause the ISD-300A1 to wait for 25 ms before asserting MATA_RESULT and re-initialize the device. The ATA interface state machines remain inactive and all of the ATA interface signals are driven logic '0' if DISK_READY is not asserted (assuming ATA_LN = '1'). This input is not used in conjunction with DRV_PWR_VALID, and should be tied to logic '1' in hybrid powered systems. DISK_READY is filtered for 25 ms on the rising edge and cleared asynchronously on the falling edge.

NLOWPWR Pin

When active, the NLOWPWR pin indicates the ISD-300A1 is operating in a low power state.

NPWR500 Pin

The NPWR500 output pin indicates the USB host has configured the ISD-300A1 USB interface for VBUS powered operation (VBUS_POWERED pin active), granting the requested amount of power for the peripher (the EMaxPower entry from descriptor set 1). In the case of a USB suspend condition, NPWR500 is de-asserted and the ISD-300A1 enters a low power state of operation. Upon a resume condition, the ISD-300A1 will resume normal operation and restore NPWR500 accordingly. *Note: ISD-300A1 power sources should not be controlled at any time by using the NPWR500 pin*



ATA Interface Line States

The following table depicts the ATA interface line state dependency with the various controlling input pins.

Control Signals				ATA Interface / Power Management
				VBUS_SUSPEND DD[15:0], NCN[1:0], DA[2:0], ATA_PD_EN, ATA_PC_EN, NDIOR, NDIOW, NDMACK, NATA_RESET = '0' OPERATIONAL ATA_PD_EN = '0' ATA_PC_EN = '1' (NCN[1:0], DA[2:0], NDIOR, NDIOW, NDMACK, NATA_RESET = '1' when the ATA interface is idle) ATA_HIZ ATA_PD_EN, ATA_PC_EN, and all other ATA interface signals = 'Z'
RESET	ATA_EN	DRV_PWR_VALID (1)	DISK_READY	
0	1	X	X	VBUS_SUSPEND state for the ATA interface.
X	0	X	X	ATA_HIZ. All ATA interface signals are 3-stated (hi-Z).
1	1	0	X (= 0)	VBUS_SUSPEND state for ATA interface. This is a Hybrid powered application (VBUS powered ISD-300A1, brick powered ATA/ATAPI device)
1	1	1	0	VBUS_SUSPEND state for the ATA interface.
1	1	1	1	OPERATIONAL. VBUS / Brick power & normal operation mode

Notes: (1) DRV_PWR_VALID is active (polarity is correct) OR is disabled by configuration data.

Table 21 – ATA Interface Line States

Operation Control

NEJECT, NCART_DET Pins – USB Remote Wakeup and Event Notification

These pins are used to trigger USB remote-wakeup as well as ATA Event Notification. When asserted low NEJECT indicates that a media eject request occurred. When asserted low NCART_DET indicates that a media cartridge is present. For NEJECT, the pin value must remain static for 10 ms before any state change is detected by internal state machine logic. For NCART_DET, any asynchronous change in state after the signal retains a static value for more than 10 ms is detected by internal state machine logic.

GPIO Pins – General Purpose IO

The GPIO pins enable general purpose IO for miscellaneous use. Each GPIO pin has independent 3-state control, with an internal pull-down resistor (50K ohm typically). The GPIO pins input, output, and 3-state control span three bytes of configuration space. The chosen implementation methodology does not allow read and write operations between GPIO[9:8] and GPIO[7:0] to occur during the same clock period.

- During read operations GPIO[9:8] are sampled one clock period (33ns) prior to GPIO[7:0] (assuming the read operation spans all GPIO register space).
- During write operations GPIO[9:8] 3-state control and output values are latched one clock period (33ns) prior to GPIO[7:0] 3-state control and output values (assuming the write operation spans all GPIO register space).

I_MODE Pin – Vendor Specific Identify (FBh) ATA Command (I_MODE)

Asserting the I_MODE pin high enables ISD-300A1 configuration and USB Descriptor data retrieval from an attached device via a vendor specific ATA command (FBh) rather than an external I²C memory device.

Unlike operation with an external I²C memory device, I_MODE operation requires the attached device first be initialized and FBh data retrieved before the ISD-300A1 can allow USB enumeration. To meet USB specification requirements, I_MODE operation must be limited to systems that draw 100 mA or less from VBUS prior to USB enumeration.

SYS_IRQ Pin – USB Interrupt

The SYS_IRQ pin provides a way for systems to request service from host software by use of the USB Interrupt pipe. If the ISD-300A1 has no pending interrupt data to return, USB interrupt pipe data requests are NAK'd. If pending data is available, the ISD-300A1 returns 16-bits of data indicating the state of the GPIO[9:0] and DISK_READY pins. Table 22 and Figure 4 depicts the bit map and latching algorithm incorporated by the ISD-300A1.

USB Interrupt Data Byte 1 Bit Map								USB Interrupt Data Byte 0 Bit Map							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	0	0	0	0	DISK_READY	GPIO[9]	GPIO[8]	GPIO[7]	GPIO[6]	GPIO[5]	GPIO[4]	GPIO[3]	GPIO[2]	GPIO[1]	GPIO[0]

Table 22 – USB Interrupt Pipe Data




Figure 4 – SYS_IRQ – USB Interrupt Pipe

ATA_EN Pin – ATA Interface Disabled

The ATA_EN pin allows ATA bus sharing with other host devices. Asserting ATA_EN low causes the ISD-300A1 to 3-state all ATA bus interface pins hi-Z and suspend ATA state machine activity, otherwise leaving the ISD-300A1 operational (USB operation continues). Asserting ATA_EN high resumes normal operation.

To disable USB operation and the ATA interface, the DRIVE_FWR_VALID signal can be used in conjunction with ATA_EN to force the ISD-300A1 into a low power state until normal operation is resumed.

ATA_PU_EN Pin – ATA Interface Pull-up Resistor Source

This output provides control for the required host pull-up resistors on the ATA interface. ATA_PU_EN is 3-stated hi-Z when ATA_EN is low.

ATA_PD_EN Pin – ATA Interface Pull-down Resistor Sink

This output provides control for the required host pull-down resistors on the ATA interface. ATA_PD_EN is 3-stated hi-Z when ATA_EN is low.

TEST<3:0> Pins - Test Modes

TEST<3:0>	Mode Description
0000	Normal Mode - This is the default mode of operation, or run time mode. Pull-downs are on.
0001	Normal Mode XCVR Mux-out - debug mode 1. See XCVR Mux-out Mode below.
0010	Limbo - Setting this mode disables most outputs. See Limbo mode below.
0011	Input NANDTree - Allows board level manufacturing tests. See Input NANDTree Mode below.
0100	Bi-di NANDTree - Allows board level manufacturing tests. See Bi-di NANDTree Mode below.
0101	SimTest - 1101 - simulation only test mode. Specific GPIO pins are multiplexed in this mode of operation: Short Timers GPIO[2] Short SRAM GPIO[1] Skip identify GPIO[0]
0110	Scan Mode - Lab only test mode
0111	Reserved
1000	Normal Mode XCVR Mux-out - ASIC debug mode 2. See XCVR Mux-out Mode .
1001	Normal Mode XCVR Mux-out - ASIC debug mode 3. See XCVR Mux-out Mode .
1010	Normal Mode XCVR Mux-out - ASIC debug mode 4. See XCVR Mux-out Mode .
1011	Test Bus - SERDES Fab only test mode
1100	Test Bus - ROM Fab only test mode
1101	Test Bus - 256x8 SP SRAM. Fab only test mode
1110	Test Bus - 32x16 DP SRAM. Fab only test mode
1111	Test Bus - 1Kx16 DP SRAM. Fab only test mode

Table 23 - Test Modes

XCVR Mux-out Mode

These modes of operation are similar to the Normal Mode of operation with various internal transceiver logic signals brought out through the GPIO and LED pins. These modes are intended only for Cypress ASIC qualification. The table below shows the mux-out scheme for each mode of operation.

Pin #	ISD-300A1 Pin Name	Mode 1 - XCVR signal	Mode 2 - XCVR signal	Mode 3 - XCVR signal	Mode 4 - XCVR signal
38	GPIO0	RXLERROR	ILSDRVON	TXBLADY	PUE
39	GPIO1	RXBUSAC	CDRCLKIN	TXVALID	CLRXXVM
40	GPIO2	RXDOUT[0]	CLK_30	TXDIN[0]	CLRSVP
42	GPIO3	RXDOUT[1]	CLK_60	TXDIN[1]	CLRXISE0
44	GPIO4	RXDOUT[2]	LPBACK7	TXDIN[2]	CLRSIDATA
45	GPIO5	RXDOUT[3]	LPBACK0	TXDIN[3]	CNEN
46	GPIO6	RXDOUT[4]	LOCK	TXDIN[4]	CLRCVEN
47	GPIO7	RXDOUT[5]	IOST1	TXDIN[5]	CLTXOEN
48	GPIO8	RXDOUT[6]	IOST0	TXDIN[6]	CLTXOSE0
49	GPIO9	RXDOUT[7]	HSRCVEN	TXDIN[7]	CLTXDATA
94	NLEF01	RXLSIBY1	0	RXACTIVE	CONLJ
95	NLED0	RXVALID	PWRDOWN_XCVR	TXBUSACT	CONTK



Limbo Mode

This mode of operation is provided to aid debug in manufacturing environments. The ISD-300A1 3-states (high Z) all output pins during Limbo mode operation with the exception of the XO pin. The XO pin output cell does not have 3-state control (always enabled), and thus must be disabled / disconnected by other means.

Input NandTree Mode

This mode tests the connectivity of all inputs and outputs. While in the Input NandTree Mode of operation, all bi-directional pins are wired as chain outputs. The results of the connectivity procedure will be seen on all bi-directional pins. The list below shows the connectivity order of the Input NandTree chain (beginning to end).

Chain inputs:

BUS_PWK_VALID,
VBUS_POWERED,
DRV_PWK_VALID,
DISK_READY,
SYS_IRQ,
DMARQ,
RBRDY,
NCARL_DET,
NSELECT,
NRESET,
I_MODE,
ATA_EN

Chain outputs:

GPC[9:0], DD[15:0], SDA

Bi-di NandTree Mode

This mode test the connectivity of all bi-directional inputs. While in the Bi-di NandTree Mode of operation, all bi-directional pins are wired as inputs and become part of the NandTree chain. The results of the connectivity procedure will be seen on all output only pins. The list below shows the connectivity order of the Bi-di NandTree chain (beginning to end).

Chain inputs:

GPC[9:0] Note: GPC[0] first, GPC[9] last
DD[15], DD[0], DD[14], DD[1], DD[13], DD[2], DD[12], DD[3], DD[11], DD[4], DD[10], DD[5], DD[9], DD[6], DD[8], DD[7]

Chain outputs:

NLED[1:0], NPWR300, NYTA_RESET, NDIOW, NROR, NDBLYK, ATA_PC_EN, NYTA_PD_EN, NCE[15], DA[26], NLOWPWR, SCL

Pin connectivity in both NandTree modes can be tested with the following procedure:

1. Set all inputs on the chain to '1'. Outputs will be '1'.
2. Set first input to '0'. Outputs will toggle.
3. Set first input back to '1'. Outputs will toggle.
4. Set '0' on the NandTree chain inputs from second input to the end of the chain (in order). The outputs will toggle with each input toggle, testing pad / IO cell connectivity.

Manufacturing Test Mode

This mode of operation is provided for interconnect test in a manufacturing environment. During Manufacturing Test Mode operation, all outputs not associated directly with USB operation are controllable. Normal state machine and register control of output pins is disabled. ISD-300A1 input pins not associated directly with USB operation can be sampled at any time during normal or Manufacturing Test Mode operation.

Vendor specific USB commands are used to enable and control Manufacturing Test Mode operation and to sample input pin states. See **Vendor-Specific Requests** for more details on the LOAD_MFG_DATA and READ_MFG_DATA USB commands.

External Circuitry

USB, Crystal, and I²C Interface Connections




Figure 5 – External Components connection

ATA Interface Considerations

1K Ohm Pull-down Resistor On D1D<7>

For “slave” devices, a 1K ohm pull-down resistor must be utilized on D1D7 for ISD-300A1 based designs. This is required for proper operation of the ISD-300A1 master/slave device auto-detection algorithm. If this modification is omitted, slave devices will take an excessive amount of time to initialize (around 30 seconds). In systems with only master devices this modification may be omitted.

ATA_PD_EN and ATA_PU_EN Usage In Self Powered Systems

These signals are controlled by ATA_EN, DRV_PWR_VALID, and DISK_READY. If these inputs are static, the ATA_Px_EN outputs can be left unconnected and the pull-up and pull-down resistors that normally connect to these outputs can be directly tied to the appropriate power rails.

ATA Interface Termination

Design practices as outlined in the *ATA/ATAPI-5 Specification* for signal integrity should be followed with systems that utilize a ribbon cable interconnect between the ISD-300A1 ATA interface and the device, especially if Ultra Mode DMA is utilized.

3.3V Power Regulation

In systems where the ATA/ATAPI device remains powered during ISD-300A1 low power operation (such as USB suspend state), the system design must insure the ISD-300A1 3.3V supply is not "back powered" through IO cell leakage current from the device's 5V ATA interface, raising the supply rail above safe operating limits. Typically this may be accomplished by utilizing a 1.5K ohm resistive current sink between the 3.3V supply and ground.

VBUS Powered System Considerations**GPIO Internal Pull Down Resistors**

All ISD-300A1 GPIO IO cells incorporate an internal pull down resistor (50K ohm typical). The system must insure the GPIO interface is at logic '0' to eliminate current draw during the USB suspend state.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of this data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Symbol	Parameter	Min	Max	Units
VDD	3.3 V IO Supply	-0.5	1.0	Volts
Vin	Input Pin Voltage	-0.5	5.5	Volts
Ta	Ambient Operating Temperature Range	-40°	85°	Celsius
Tstg	Storage Temperature	-65	150	Celsius

Table 24 – Absolute Maximum Ratings

Electrical Characteristics

Voltage Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Low	V_{IL}	—	—	—	0.8	V
Input Voltage High	V_{IH}	—	2.0	—	—	V
Output Voltage Low	V_{OL}	—	—	—	0.1	V
Output Voltage High	V_{OH}	—	2.4	3.3	—	V
Power Supply Voltage	$V_{DD(PS)}$	—	3.0	3.3	3.6	V

Note: ($T_A = 20^\circ\text{C}$, $V_{DD(PS)} = 3.3\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Table 25 – Voltage Characteristics

Operation Current Parameters - Typical	
High Speed V_{DD} supply current (I_{DD}) – Idle	180 mA (typ)
High Speed V_{DD} supply current (I_{DD}) – Active	< 200 mA (typ)
Full Speed V_{DD} supply current (I_{DD}) – Idle	121 mA (typ)
Full Speed V_{DD} supply current (I_{DD}) – Active	< 135 mA (typ)
Supply current w/ nRESET asserted	30mA (typ)
Low power w/ USB remote wakeup enabled	2.7 mA (typ)
Low power w/o USB remote wakeup enabled	< 20 μA (typ)

Note: ($T_A = 20^\circ\text{C}$, $V_{DD} = 3.3\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Table 26 – Power Supply Current Characteristics

Timing Characteristics

I²C Memory Device Interface Timing

The I²C memory device interface supports a subset of the I²C "slow mode" specification implementation document. Timing specifics are given below.




Figure 6 – I²C Memory Device Interface Timing

I ² C Parameter	Symbol	Value
Clock high time	$T_{\text{SCL}}^{\text{high}}$	5066 ns
Clock low time	$T_{\text{SCL}}^{\text{low}}$	5066 ns
Start condition hold time	$T_{\text{HD, SCL}}$	5066 ns
Start condition setup time	$T_{\text{SU, SCL}}$	5066 ns
Data output hold time	$T_{\text{HOLD, DAT}}$	5066 ns
Data output setup time	$T_{\text{SU, DAT}}$	5066 ns
Stop condition setup time	$T_{\text{SU, SCL}}$	5066 ns
Required data valid before clock	T_{PRE}	500 ns
Min time bus must be free before next transmission	t_{REF}	5066 ns

Table 27 – I²C Memory Device Interface Timing

SYS_IRQ Interface Timing

The timing specifications for SYS_IRQ relative to the USB interrupt pipe data are given below.




Figure 7 – SYS_IRQ Interface Timing

SYS_IRQ Parameter	Symbol	Value
Interrupt pipe data set up time	T_{SETUP}	0 ns
SYS_IRQ hold time	T_{HOLD}	150 ns
Interrupt pipe data held time	T_{HOLD}	150 ns

Table 28 – SYS_IRQ Interface Timing

ATA/ATAPI Port Timing Characteristics

All input signals on the ATA/ATAPI port are considered asynchronous, and are synchronized to the chip's internal system clock. All output signals are clocked using the chip's internal system clock, for which there is no external reference. Thus, the output signals should be considered asynchronous. The PIO mode used for data register accesses is retrieved from the device or specified in the ISD-300A1 configuration bytes.

Clock

Crystal	Frequency	Duty Cycle
KDS AL-19 crystal, 10pF load capacitance.	30 MHz \pm 0.005%	n/a


Note: Clock signal frequency is measured at $V_{DD}/2$ point. Rise and fall times should be 2 ns or less.

Table 29 – Clock Requirements

Reset

The ISD-300A1 requires an off-chip power-on reset circuit. NRESET must be held asserted for a minimum of 1 μ s after power is stable.

Physical Diagrams



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	16.0±0.2	0.630±0.008
B	14.0±0.2	0.551 ^{+0.005} _{-0.008}
C	14.0±0.2	0.551 ^{+0.005} _{-0.008}
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
I	0.77 ^{+0.05} _{-0.01}	0.030±0.002
	0.40	0.016
J	0.6 (T.P.)	0.023 (T.P.)
K	1.0±0.2	0.039 ^{+0.005} _{-0.008}
L	0.±10.2	0.020 ^{+0.005} _{-0.008}
M	0.140 ^{+0.255} _{-0.345}	0.005±0.002
N	0.40	0.016
P	1.0±0.1	0.039 ^{+0.005} _{-0.008}
Q	0.1±0.05	0.004±0.002
R	3 ⁺⁷ ₋₅	3 ⁺⁷ ₋₅
S	1.27 MAX.	0.050 MAX.

54000C-00-00U-1

Figure 8 – Package Outline Diagram

Appendix A – Example EEPROM or FBh Identify Data Contents

Address	Field Name	Description	Example SRAM Data
ISD-300A1 Configuration Data			
0x0 (Byte 0)	FC memory device Signature (lsb)	lsb FC memory device Signature byte. Register does not exist in IIV	0x54
0x1 (Byte 1)	FC memory device Signature (msb)	msb FC memory device Signature byte. Register does not exist in IIV	0x1D
0x2 (Byte 0)	Event Notification	ATAPI event notification command. Setting this field to 0x00 disables this feature.	0xFC
0x3 (Byte 1)	APM Value	Bit(7:0) ATA Device Automatic Power Management Value. If an attached ATA device supports APM and this field contains other than 0x00, the initialization state machines will issue a SET FEATURES command to enable APM with the register value during the drive initialization process. Setting APM Value to 0x00 disables this functionality. This register value is ignored with ATAPI devices.	0x00
0x4	ATA Initialization Timeout	Time in 128 millisecond granularity before the ISD-300A1 stops polling the ALI STATUS register for reset complete and restarts the reset process (0x80 = 16.4 seconds).	0x80

Address	Field Name	Description	Example SRAM Data
0x5	USB Bus Mode ATAPI Command Block Size Master/Slave Selection ATAPI Reset AT/ATAPI Force USB FS VENDOR_SPECIFIC_SOFT_RESET DISK_READY Polarity	Bit (7) – read only. USB bus mode of operation. 0 – USB bus is operating in full speed mode (12 Mbit/sec). 1 – USB bus is operating in high speed mode (480 Mbit/sec). Bit (6) CSW Command Block Size. 0 – 12 byte ATAPI CB. 1 – 15 byte ATAPI CB. Bit (5) Device number selection. This bit is valid only when “Skip ATA/ATAPI Device Initialization” is active. Under ISD-300A1 control (“Skip ATA/ATAPI Device Initialization = 0”), the value is ignored. 0 – Drive 0 (master) 1 – Drive 1 (slave) Bit (4) ATAPI reset during drive initialization. Setting this bit enables the ATAPI reset algorithm in the drive initialization state machines. Bit (3) – read only. Indicates if an AT/ATAPI device is detected. 0 – AT/ATAPI device 1 – ATA device or possible device initialization failure. Bit (2) Force USB full speed only operation. Setting this bit prevents the ISD-300A1 from negotiating HS operation during USB reset events. 0 – Normal operation – allow HS negotiation during USB reset 1 – USB FS only – do not allow HS negotiation during USB reset Bit (1) Vendor Specific / MSC_SOFT_RESET control. 0 – Vendor Specific USB command utilized for SOFT_RESET 1 – Mass Storage Class USB command utilized for SOFT_RESET Bit (0) DISK_READY active polarity. DISK_READY Polarity is ignored if U_MODE is set to 1. During U_MODE operation DISK_READY polarity is active high. 0 – Active high polarity 1 – Active low polarity	0x55
0x6	ATA Command Designator (Byte 0, lsb)	Value in CSW CB field that designates if the CB is decoded as vendor specific ATA commands instead of the ATAPI command block.	0x21
0x7	ATA Command Designator (Byte 1, msb)	Value in CSW CB field that designates if the CB is decoded as vendor specific ATA commands instead of the ATAPI command block.	0x21

Address	Field Name	Description	Example SRAM Data
0x3	Initialization Status	Bit (7) – read only Drive Initialization Status If set, indicates the drive initialization sequence state machine is active.	0x00
	Force ATA Device	Bit (6) Allows software to manually enable ATA translation with devices that do not support ISD-300A1 device initialization algorithms. <i>Note: Force ATA Device must be set 1 in conjunction with Skip ATA/ATAPI Device Initialization and ATA Translation Enable. Software must issue an INQUIRY command followed with a MISC reset to allow the ISD-300A1 to parse drive information and optimize system performance and operation. Force ATA Device should be set 0 for devices that support ISD-300A1 device initialization algorithms.</i>	
	Skip ATA/ATAPI Device Initialization	Bit (5) Skip <code>_act</code> . This bit should be cleared for 1 MODE operation. The host driver must initialize the attached device (if required) when this bit is set. <i>Note: For ATAPI devices, if skip bit is set the host driver must issue an INQUIRY command clearing ATAC to allow the ISD-300A1 to parse drive information to optimize system performance and operation. Refer to the ATAC/ATA Status in the ATA Command Block - Field Descriptions section on page 30 for further information.</i> 0 normal operation 1 only read the device and write the device control register prior to processing commands.	
	Obsolete	Bit (4:3) – Shall be set to 00	
	Last LUN Identifier	Bits (2:0) Maximum number of LUNs device supports.	
0x0	ATA_EN	Bits (7) – read only. Current logic state of the ATA_EN pin	0x01
	Obsolete	Bit (6:1) – Should be set to 0	
	SRESET Enable	Bit (0) SRESET reset during drive initialization. Setting this bit enables the SRESET reset algorithm in the drive initialization state machines.	
0xA	ATA Data Assert	Bits (7:4) Standard values for ATA compliant devices and a 50.0 MHz system clock (in binary). <i>Note: These values are only valid when the Overide PIO Timing configuration bit is set.</i> mode 0 0101 $(5-1) \times 55.55 = 200$ ns mode 1 0011 $(3-1) \times 55.55 = 123$ ns mode 2 0011 $(3-1) \times 55.55 = 123$ ns mode 3 0010 $(2-1) \times 55.55 = 100$ ns mode 4 0010 $(2-1) \times 55.55 = 100$ ns	0x20
	ATA Data Recover	Bits (3:0) ATA cycle times are calculated using Data Assert and Data Recover values. Standard recover values and cycle times for ATA compliant devices and a 50.0 MHz system clock (in binary). <i>Note: These values are only valid when the Overide PIO Timing configuration bit is set.</i> mode 0 1100 $(4-1) + (12+1) \times 55.55 = 600$ ns mode 1 0111 $(3-1) - (7-1) \times 55.55 = 400$ ns mode 2 0011 $(2-1) - (7-1) \times 55.55 = 253$ ns mode 3 0010 $(2-1) - (2-1) \times 55.55 = 200$ ns mode 4 0000 $(2-1) - (0-1) \times 55.55 = 153$ ns	

Address	Field Name	Description	Example SRAM Data															
0x1B	ATA Data Setup	<p>Bits (7:5)</p> <p>Setup time is only measured on the first data cycle of a burst. Standard values for ATA compliant devices and a 33.0 MHz system clock are (in binary): <i>Note: These values are only valid when the Override PIO Timing configuration bit is 0.</i></p> <table> <tr> <td>mode 0</td> <td>010</td> <td>(2-1)*33.33 = 132 ns</td> </tr> <tr> <td>mode 1</td> <td>001</td> <td>(1-1)*33.33 = 66 ns</td> </tr> <tr> <td>mode 2</td> <td>001</td> <td>(1-1)*33.33 = 66 ns</td> </tr> <tr> <td>mode 3</td> <td>001</td> <td>(1-1)*33.33 = 66 ns</td> </tr> <tr> <td>mode 4</td> <td>000</td> <td>(0-1)*33.33 = 33 ns</td> </tr> </table>	mode 0	010	(2-1)*33.33 = 132 ns	mode 1	001	(1-1)*33.33 = 66 ns	mode 2	001	(1-1)*33.33 = 66 ns	mode 3	001	(1-1)*33.33 = 66 ns	mode 4	000	(0-1)*33.33 = 33 ns	0x60
mode 0	010	(2-1)*33.33 = 132 ns																
mode 1	001	(1-1)*33.33 = 66 ns																
mode 2	001	(1-1)*33.33 = 66 ns																
mode 3	001	(1-1)*33.33 = 66 ns																
mode 4	000	(0-1)*33.33 = 33 ns																
	Drive Power Valid Polarity	<p>Bit (4)</p> <p>Controls the polarity of DRV_PWR_VALID pin.</p> <table> <tr> <td>0</td> <td>Active low ("consumer grade" indication)</td> </tr> <tr> <td>1</td> <td>Active high (power indication from device)</td> </tr> </table>	0	Active low ("consumer grade" indication)	1	Active high (power indication from device)												
0	Active low ("consumer grade" indication)																	
1	Active high (power indication from device)																	
	Override PIO Timing	<p>Bit (3)</p> <p>This field is used in conjunction with ATA Data Setup, ATA Data Assertion, ATA Data Retention, and PIO Mode Select on fields.</p> <table> <tr> <td>0</td> <td>Use timing information acquired from the Drive</td> </tr> <tr> <td>1</td> <td>Override device timing information with configuration values</td> </tr> </table>	0	Use timing information acquired from the Drive	1	Override device timing information with configuration values												
0	Use timing information acquired from the Drive																	
1	Override device timing information with configuration values																	
	Drive Power Valid Enable	<p>Bit (2)</p> <p>Enable for the DRV_PWR_VALID pin. Drive Power Valid should only be enabled in cable applications where the ISD-300A1 is VBUS powered.</p> <table> <tr> <td>0</td> <td>pin disabled (most systems)</td> </tr> <tr> <td>1</td> <td>pin enabled</td> </tr> </table>	0	pin disabled (most systems)	1	pin enabled												
0	pin disabled (most systems)																	
1	pin enabled																	
	ATA Read Kludge	<p>Bit (1)</p> <p>PIO data read 3-state control. Enabling this will 3-state (hi-Z) the ATA data bus during PIO read operations while addressing the data register. In most applications this bit is set to 0. This functionality is provided as a solution for devices that erroneously drive the ATA data bus continuously during PIO data register reads.</p> <table> <tr> <td>0</td> <td>Normal operation as per ATA/ATAPI interface specification.</td> </tr> <tr> <td>1</td> <td>3-state (hi-Z) DD[15:0] during PIO data register reads.</td> </tr> </table>	0	Normal operation as per ATA/ATAPI interface specification.	1	3-state (hi-Z) DD[15:0] during PIO data register reads.												
0	Normal operation as per ATA/ATAPI interface specification.																	
1	3-state (hi-Z) DD[15:0] during PIO data register reads.																	
	1_MCHL0	<p>Bit (0) – read only</p> <p>This bit reflects the current state of the 1_MCHL0 input pin.</p>																

Address	Field Name	Description	Example SRAM Data
0x0	SYS_IRQ	Bits(7) – read only This bit reflects the current logic state of the SYS_IRQ input.	0x42
	DISK_READY	Bit(6) – read only This bit reflects the current logic state of the DISK_READY input.	
	ATA Translation Enable	Bit(5) Enable ATAPI to ATA protocol translation enable. If enabled, AND if an ATA device is detected, ATA translation is enabled. <i>Note: If the ATAPI Device Initialization is set '1', force ATA Device must also be set '1' in order to utilize ATA translation. Software must further issue an INQ-DRV command followed with an ATSC reset to enable ATA translation operation.</i> 0 ATA Translation Disabled 1 ATA Translation Enable	
	ATA UDMA Enable	Bit(4) Enable Ultra Mode data transfer support for ATA devices. If enabled, AND the ATA device reports UDMA support, the ISD-300A1 will utilize UDMA data transfers. 0 Disable ATA device UDMA support 1 Enable ATA device UDMA support	
	ATAPI UDMA Enable	Bit(3) Enable Ultra Mode data transfer support for ATAPI devices. If enabled, AND the ATAPI device reports UDMA support, the ISD-300A1 will utilize UDMA data transfers. 0 Disable ATAPI device UDMA support 1 Enable ATAPI device UDMA support	
	ROM UDMA Mode	Bits(2:0) ROM UDMA Mode indicates the highest UDMA mode supported by the product. The ISD-300A1 will utilize the lesser of ROM UDMA Mode or the highest mode supported by the device. <i>Note: UDMA read operation mode timing is controlled by the device.</i> mode 0 000 123.2 ns per 16-bit word write mode 1 001 100 ns per 16-bit word write mode 2 010 66.7 ns per 16-bit word write mode 3 011 66.7 ns per 16-bit word write mode 4 100 33.3 ns per 16-bit word write	



Address	Field Name	Description	Example SRAM Data
0xD	<p>PIO Mode Selection</p> <p>Skip Pin Reset</p> <p>General Purpose IO</p> <p>General Purpose IO 3-state control</p>	<p>Bits (7:5) PIO Mode Selection. The PIO mode reported back to the device if the Override PIO Timing configuration bit is set. This field represents the PIO mode of operation configured by the ATA Data Stomp, ATA Data Assertion, ATA Data Recover, and Override PIO Timing fields. mode 0 000 mode 1 001 mode 2 010 mode 3 011 mode 4 100</p> <p>Bit (4) Skip ATA_NRESET assertion. <i>Not Settable since device in configuration with Skip Pin Reset.</i> Setting this bit causes the initial no algorithm to bypass ATA_NRESET assertion unless a device Power-On Reset cycle occurs, utilizing SRESET as the drive reset mechanism. 0 Allow ATA_NRESET assertion 1 Disable ATA_NRESET assertion</p> <p>Bits (3:2) GPIO[4:3] input/output control Writing this register controls the output state of the GPIO pin (if the 3-state control is enabled) Reading this register returns the logic value from the GPIO pin</p> <p>Bits (1:0) GPIO[4:3] 3-state control 0 Output enabled (GPIO pin is an output) 1 3-state tri-Z (GPIO pin is an input)</p>	0x23
0xE	General Purpose IO	<p>Bits (7:0) GPIO[7:0] input/output control Writing this register controls the output state of the GPIO pin (if the 3-state control is enabled) Reading this register returns the logic value from the GPIO pin</p>	0x00
0xF	General Purpose IO 3-state control	<p>Bits (7:0) GPIO[7:0] 3-state control 0 Output enabled (GPIO pin is an output) 1 3-state tri-Z (GPIO pin is an input)</p>	0x0F
USB Device Descriptor			
0x10	bLength	Length of device descriptor in bytes.	0x12
0x11	bDescriptorType	Descriptor type.	0x01
0x12	bcdUSB (LSB)	USB Specification release number in BCD.	0x00
0x13	bcdUSB (MSB)		0x02
0x14	bDeviceClass	Device class.	0x00
0x15	bDeviceSubClass	Device subclass.	0x00
0x16	bDeviceProtocol	Device protocol.	0x00
0x17	bMaxPacketSize0	Maximum USB packet size supported.	0x40
0x18	idVendor (LSB)	Vendor ID.	0xA13
0x19	idVendor (MSB)		0x05
0x1A	idProduct (LSB)	Product ID.	0x00
0x1B	idProduct (MSB)		0x00
0x1C	bcdDevice (LSB)	Device release number in BCD lsb (product release number)	0x00
0x1D	bcdDevice (MSB)	Device release number in BCD msb (silicon release number). <i>NOTE: This field entry is always represented from internal ROM contents, regardless of the descriptor source.</i>	0x10
0x1E	Manufacturer	Index to manufacturer string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x19

Address	Field Name	Description	Example SRAM Data
0x1F	Product	Index to product string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x5A
0x20	SerialNumber	Index to serial number string. This entry must equal half of the address value where the string starts or 0 if the string does not exist. <i>The USB Mass Storage Class Bulk-Only Transport Specification requires a unique serial number.</i>	0x6E
0x21	bNumConfigurations	Number of configurations supported.	0x01
USB Device Qualifier Descriptor			
0x22	bLength	Length of device descriptor in bytes.	0x0A
0x23	bDescriptorType	Descriptor type.	0x06
0x24	bcdUSB (LSB)	USB Specification release number in BCD.	0x00
0x25	bcdUSB (MSB)		0x02
0x26	bDeviceClass	Device class.	0x00
0x27	bDeviceSubClass	Device subclass.	0x00
0x28	bDeviceProtocol	Device protocol.	0x00
0x29	bMaxPacketSize0	Maximum USB packet size supported.	0x40
0x2A	bNumConfigurations	Number of configurations supported.	0x01
0x2B	bReserved	Reserved for future use; must be zero.	0x00
USB Standard Configuration Descriptor 1			
0x2C	bLength	Length of configuration descriptor in bytes.	0x09
0x2D	bDescriptorType	Descriptor type.	0x07
0x2E	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x2F	bTotalLength (MSB)		0x00
0x30	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x31	bConfiguration Value	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02.	0x02
0x32	Configuration	Index to the configuration string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
0x33	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved. '1' 6 Self-powered. '1' 5 Remote wake-up. '0' 4-0 Reserved, set to 0. '0'	0x80
0x34	bMaxPower	Maximum power consumption for this configuration. Units used are mA*2 (i.e. 0x31 = 98 mA, 0x00 = 498 mA).	0x09
USB Other Speed Configuration Descriptor 1			
0x35	bLength	Length of configuration descriptor in bytes.	0x09
0x36	bDescriptorType	Descriptor type.	0x07
0x37	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x38	bTotalLength (MSB)		0x00
0x39	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x3A	bConfiguration Value	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02.	0x02
0x3B	Configuration	Index to configuration string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
0x3C	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved. '1' 6 Self-powered. '1' 5 Remote wake-up. '0' 4-0 Reserved, set to 0. '0'	0x80

Address	Field Name	Description	Example SRAM Data
0x30	bMaxPower	Maximum power consumption for the second configuration. Units used are mA*2 (i.e. 0x31 = 98 mA, 0x39 = 198 mA).	0x09
USB Interface Descriptor (IIS)			
0x32	bLength	Length of interface descriptor in bytes.	0x09
0x33	bDescriptorType	Descriptor type.	0x04
0x34	bInterfaceNumber	Interface number.	0x00
0x35	bAlternateSettings	Alternate settings.	0x00
0x36	bNumEndpoints	Number of endpoints.	0x03
0x37	bInterfaceClass	Interface class.	0x08
0x38	bInterfaceSubClass	Interface subclass.	0x06
0x39	bInterfaceProtocol	Interface protocol.	0x50
0x3A	iInterface	Index to first interface string. This entry must equal half of the address value whose offseting starts at zero if the string does not exist.	0x00
USB Bulk Out (HS)			
0x47	bLength	Length of this descriptor in bytes.	0x07
0x48	bDescriptorType	Endpoint descriptor type.	0x05
0x49	bEndpointAddress	This is an Out endpoint, endpoint number 1.	0x01
0x4A	bmAttributes	This is a bulk endpoint.	0x02
0x4B	wMaxPacketSize (lsb)	Max data transfer size.	0x00
0x4C	wMaxPacketSize (msb)		0x02
0x4D	bInterval	HS interval for polling (max NAK rate).	0x01
USB Bulk In (HS)			
0x4E	bLength	Length of this descriptor in bytes.	0x07
0x4F	bDescriptorType	Endpoint descriptor type.	0x05
0x50	bEndpointAddress	This is an In endpoint, endpoint number 2.	0x02
0x51	bmAttributes	This is a bulk endpoint.	0x02
0x52	wMaxPacketSize (LSB)	Max data transfer size.	0x00
0x53	wMaxPacketSize (MSB)		0x02
0x54	bInterval	HS interval for polling (max NAK rate). Does not apply to FS bulk endpoints.	0x01
USB Interrupt (HS)			
0x55	bLength	Length of this descriptor in bytes.	0x07
0x56	bDescriptorType	Endpoint descriptor type.	0x05
0x57	bEndpointAddress	This is an Interrupt endpoint, endpoint number 3.	0x03
0x58	bmAttributes	This is an interrupt endpoint.	0x03
0x59	wMaxPacketSize (LSB)	Max data transfer size.	0x02
0x5A	wMaxPacketSize (MSB)		0x00
0x5B	bInterval	This is the polling interval. 0x0A = 64ms.	0x0A
0x5C		Unused EP memory device internal ROM space for address pointer alignment.	0x00
USB Interface Descriptor (FS)			
0x5D	bLength	Length of interface descriptor in bytes.	0x09
0x5E	bDescriptorType	Descriptor type.	0x04
0x5F	bInterfaceNumber	Interface number.	0x00
0x60	bAlternateSettings	Alternate settings.	0x00
0x61	bNumEndpoints	Number of endpoints.	0x03
0x62	bInterfaceClass	Interface class.	0x08
0x63	bInterfaceSubClass	Interface subclass.	0x06
0x64	bInterfaceProtocol	Interface protocol.	0x50

Address	Field Name	Description	Example SRAM Data
0x65	Interface	Index to first interface string. This entry must equal half of the address value where the string starts or zero if the string does not exist.	0x00
USB Bulk Out (bS)			
0x66	bLength	Length of this descriptor in bytes.	0x07
0x67	bDescriptorType	Endpoint descriptor type.	0x03
0x68	bEndpointAddress	This is an Out endpoint, endpoint number 1.	0x01
0x69	bmAttributes	This is a bulk endpoint.	0x02
0x6A	wMaxPacketSize (lsb)	Max data transfer size.	0x10
0x6B	wMaxPacketSize (msb)		0x00
0x6C	bInterval	Interval for polling	0x00
USB Bulk In (bS)			
0x6D	bLength	Bulk In descriptor length	0x07
0x6E	bDescriptorType	Descriptor type	0x03
0x6F	bEndpointAddress	Endpoint address	0x82
0x70	bmAttributes	Attributes	0x02
0x71	wMaxPacketSize (lsb)	Max packet size lsb	0x40
0x72	wMaxPacketSize (msb)	Max packet size msb	0x00
0x73	bInterval	Interval for polling	0x00
USB Interrupt (bS)			
0x74	bLength	Interrupt descriptor length	0x07
0x75	bDescriptorType	Descriptor type	0x03
0x76	bEndpointAddress	Endpoint address	0x83
0x77	bmAttributes	Attributes	0x03
0x78	wMaxPacketSize (lsb)	Max packet size lsb	0x02
0x79	wMaxPacketSize (msb)	Max packet size msb	0x00
0x7A	bInterval	Interval for polling	0x40
0x7B		Unused EP ² memory device ² internal ROM space for address pointer alignment	0x00
USB String Descriptor (LANGID)			
0x7C	bLength	LANGID descriptor length	0x04
0x7D	bDescriptorType	Descriptor type	0x03
0x7E	LANGID (lsb)	Language supported lsb	0x09
0x7F	LANGID (msb)	Language supported msb	0x04
USB Standard Configuration Descriptor 2			
0x80	bLength	Length of configuration descriptor in bytes.	0x09
0x81	bDescriptorType	Descriptor type	0x02
0x82	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x83	bTotalLength (MSB)		0x00
0x84	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x85	bConfiguration Value	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02	0x02
0x86	Configuration	Index to the configuration string. This entry must equal half of the address value where the string starts or 0 if the string does not exist.	0x00
0x87	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved '1' 6 Self-powered. '1' 5 Remote wake-up. '0' 4-0 Reserved, set to 0. '0'	0x00
0x88	bMaxPower	Maximum power consumption for this configuration. Units used are mA ² /2 (i.e. 0x31 = 98 mA, 0x09 = 498 mA).	0x0x31



Address	Field Name	Description	Example SRAM Data
USB Other Speed Configuration Descriptor 2			
0x39	bLength	Length of configuration descriptor in bytes.	0x39
0x3A	bDescriptorType	Descriptor type.	0x07
0x3B	bTotalLength (LSB)	Number of bytes returned in this configuration. This includes the configuration descriptor plus all the interface and endpoint descriptors.	0x27
0x3C	bTotalLength (MSB)		0x00
0x3D	bNumInterfaces	Number of interfaces supported. The ISD-300A1 only supports one interface.	0x01
0x3E	bConfigurationValue	The value to use as an argument to Set Configuration to select the configuration. This value must be set to 0x02.	0x02
0x3F	Configuration	Index to configuration string. This entry must equal half of the address value whose the string starts or 0 if the string does not exist.	0x00
0x40	bmAttributes	Device attributes for this configuration. Configuration characteristics: Bit Description On-board default 7 Reserved '1' 6 Self-powered '1' 5 Remote wake-up '0' 4-0 Reserved, set to 0. '0'	0x00
0x41	bMaxPower	Maximum power consumption for the second configuration. Units used are mA*2 (i.e. 0x51 = 98 mA, 0x39 = 498 mA).	0x51
USB String Descriptor (Manufacturer)			
0x42	bLength	Descriptor length	0x22
0x43	bDescriptorType	Descriptor type	0x03
0x44	bString	("P")	0x49
0x45	bString	("NUL")	0x00
0x46	bString	("r")	0x64
0x47	bString	("NUL")	0x00
0x48	bString	("r")	0x2D
0x49	bString	("NUL")	0x00
0x4A	bString	("S")	0x53
0x4B	bString	("NUL")	0x00
0x4C	bString	("y")	0x79
0x4D	bString	("NUL")	0x00
0x4E	bString	("y")	0x73
0x4F	bString	("NUL")	0x00
0x50	bString	("U")	0x74
0x51	bString	("NUL")	0x00
0x52	bString	("r")	0x65
0x53	bString	("NUL")	0x00
0x54	bString	("n")	0x6D
0x55	bString	("NUL")	0x00
0x56	bString	("r")	0x20
0x57	bString	("NUL")	0x00
0x58	bString	("D")	0x44
0x59	bString	("NUL")	0x00
0x5A	bString	("r")	0x65
0x5B	bString	("NUL")	0x00
0x5C	bString	("r")	0x73
0x5D	bString	("NUL")	0x00
0x5E	bString	("r")	0x69
0x5F	bString	("NUL")	0x00
0x60	bString	("g")	0x57



Address	Field Name	Description	Example SRAM Data
0xB1	bString	{*NULL}	0x00
0xB2	bString	{*?}	0x64
0xB3	bString	{*NULL}	0x00
USB String Descriptor (Product)			
0xB4	bLength	Descriptor length	0x28
0xB5	bDescriptorType	Descriptor type	0x03
0xB6	bString	{*?}	0x55
0xB7	bString	{*NULL}	0x00
0xB8	bString	{*?}	0x53
0xB9	bString	{*NULL}	0x00
0xBA	bString	{*?}	0x12
0xBB	bString	{*NULL}	0x00
0xBC	bString	{*?}	0x20
0xBD	bString	{*NULL}	0x00
0xBE	bString	{*?}	0x53
0xBF	bString	{*NULL}	0x00
0xC0	bString	{*?}	0x74
0xC1	bString	{*NULL}	0x00
0xC2	bString	{*?}	0x6F
0xC3	bString	{*NULL}	0x00
0xC4	bString	{*?}	0x72
0xC5	bString	{*NULL}	0x00
0xC6	bString	{*?}	0x51
0xC7	bString	{*NULL}	0x00
0xC8	bString	{*?}	0x57
0xC9	bString	{*NULL}	0x00
0xCA	bString	{*?}	0x65
0xCB	bString	{*NULL}	0x00
0xCC	bString	{*?}	0x20
0xCD	bString	{*NULL}	0x00
0xCE	bString	{*?}	0x11
0xCF	bString	{*NULL}	0x00
0xD0	bString	{*?}	0x54
0xD1	bString	{*NULL}	0x00
0xD2	bString	{*?}	0x51
0xD3	bString	{*NULL}	0x00
0xD4	bString	{*?}	0x70
0xD5	bString	{*NULL}	0x00
0xD6	bString	{*?}	0x74
0xD7	bString	{*NULL}	0x00
0xD8	bString	{*?}	0x65
0xD9	bString	{*NULL}	0x00
0xDA	bString	{*?}	0x72
0xDB	bString	{*NULL}	0x00
USB String Descriptor (Serial Number)			
0xDC	bLength	Descriptor length	0x24
0xDD	bDescriptorType	Descriptor Type	0x03

Address	Field Name	Description	Example SRAM Data
0xF0	bString	{00}	0xF0
0xF1	bString	{NULL}	0xF0
0xF2	bString	{01}	0xF1
0xF3	bString	{NULL}	0xF0
0xF4	bString	{02}	0xF2
0xF5	bString	{NULL}	0xF0
0xF6	bString	{03}	0xF3
0xF7	bString	{NULL}	0xF0
0xF8	bString	{04}	0xF4
0xF9	bString	{NULL}	0xF0
0xFA	bString	{05}	0xF5
0xFB	bString	{NULL}	0xF0
0xFC	bString	{06}	0xF6
0xFD	bString	{NULL}	0xF0
0xFE	bString	{07}	0xF7
0xFF	bString	{NULL}	0xF0
0x00	bString	{08}	0xF8
0x01	bString	{09}	0xF9
0x02	bString	{0A}	0xFA
0x03	bString	{0B}	0xFB
0x04	bString	{0C}	0xFC
0x05	bString	{0D}	0xFD
0x06	bString	{0E}	0xFE
0x07	bString	{0F}	0xFF
0x100 -		Unused IC memory device space	0xXX

Table 30 – Example IC memory device / FBh Identify Data