


# 2 Mbit (256Kb x8, Boot Block) 3V Supply Low Pin Count Flash Memory

# PRELIMINARY DATA

# FEATURES SUMMARY

- SUPPLY VOLTAGE
  - V<sub>CC</sub> = 3 V to 3.6 V for Program, Erase and Read Operations
  - V<sub>PP</sub> = 12 V for Fast Program and Fast Erase (optional)
- TWO INTERFACES
  - Low Pin Count (LPC) Standard Interface for embedded operation with PC Chipsets.
  - Address/Address Multiplexed (A/A Mux) Interface for programming equipment compatibility.
- LOW PIN COUNT (LPC) HARDWARE INTERFACE MODE
  - 5 Signal Communication Interface supporting Read and Write Operations
  - Hardware Write Protect Pins for Block Protection
  - Register Based Read and Write Protection
  - 5 Additional General Purpose Inputs for platform design flexibility
  - Synchronized with 33 MHz PCI clock
- PROGRAMMING TIME
  - 10 µs typical
  - Quadruple Byte Programming Option
- 7 MEMORY BLOCKS
  - 1 Boot Block (Top Location)
  - 4 Main Blocks and 2 Parameter Blocks
- PROGRAM/ERASE CONTROLLER
  - Embedded Byte Program, Block Erase and Chip Erase algorithms
  - Status Register Bits
- PROGRAM and ERASE SUSPEND
  - Read other Blocks during Program/Erase Suspend
  - Program other Blocks during Erase Suspend
- FOR USE in PC BIOS APPLICATIONS



# ELECTRONIC SIGNATURE

- Manufacturer Code: 20h
- Device Code: 31h

#### May 2002

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

ТАВ	BLE OF CONTENTS	
SUN	IMARY DESCRIPTION	. 4
SIGI	NAL DESCRIPTIONS	. 6
I	Low Pin Count (LPC) Signal Descriptions	. 6
	Address/Address Multiplexed (A/A Mux) Signal Descriptions	. 7
	Supply Signal Descriptions         Supply Signal Descriptions           Memory Identification Input Configuration         Supply Signal Descriptions	
BUS	S OPERATIONS	. 9
l	Low Pin Count (LPC) Bus Operations	10
	Address/Address Multiplexed (A/A Mux) Bus Operations	
	A/A Mux Bus Operations	
CO1	MMAND INTERFACE	11
CON		14
	TUS REGISTER	
;	Status Register Bits	17
LOV	V PIN COUNT (LPC) INTERFACE CONFIGURATION REGISTERS.	18
I	Lock Registers	18
	General Purpose Input Register.         Low Pin Count Register Configuration Map <sup>(1)</sup> Lock Register Bit Definitions <sup>(1)</sup> General Purpose Input Register Definition <sup>(1)</sup>	18 19
MAX	KIMUM RATING	20
	Absolute Maximum Ratings	-
DC a	and AC PARAMETERS	21
	Operating Conditions	
	AC Measurement Conditions (LPC Interface)	
	AC Measurement Conditions (A/A Mux Interface)	
	Device impedance	
	Clock Characteristics (LPC Interface)	
	AC Signal Timing Characteristics (LPC Interface).	
I	Program and Erase Times	26

Reset AC Characteristics	26
Read AC Characteristics (A/A Mux Interface)	28
Write AC Characteristics (A/A Mux Interface)	29
PACKAGE MECHANICAL	36
PLCC32 – 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data	36
PART NUMBERING	37
Ordering Information Scheme	37
REVISION HISTORY	38
Document Revision History	38

\_\_\_\_\_

#### SUMMARY DESCRIPTION

The M50LPW002 is a 2 Mbit (256Kb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (3.0 to 3.6V) supply. For fast programming and fast erasing in production lines an optional 12V power supply can be used to reduce the programming and the erasing times.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Blocks can be protected individually to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards. The device features an asymmetrical blocked architecture. The device has an array of 7 blocks:


- 1 Boot Block of 16 KByte
- 2 Parameter Blocks of 8 KByte each
- 1 Main Block of 32 KByte
- 3 Main Blocks of 64 KByte each

Two different bus interfaces are supported by the memory. The primary interface is the Low Pin Count (or LPC) Standard Interface. This has been designed to remove the need for the ISA bus in current PC Chipsets; the M50LPW002 acts as the PC BIOS on the Low Pin Count bus for these PC Chipsets.

The secondary interface, the Address/Address Multiplexed (or A/A Mux) Interface, is designed to be compatible with current Flash Programmers for production line programming prior to fitting to a PC Motherboard.


The memory is delivered with all the bits erased (set to 1).

**47/** 



#### Figure 2. PLCC Connections


Note: Pins 27 and 28 are not internally connected.



## Table 1. Signal Names (LPC Interface)

LAD0-LAD3	Input/Output Communications					
LFRAME	Input Communication Frame					
ID0-ID3	Identification Inputs					
GPI0-GPI4	General Purpose Inputs					
IC	Interface Configuration					
RP	Interface Reset					
INIT	CPU Reset					
CLK	Clock					
TBL	Top Block Lock					
WP	Write Protect					
RFU	Reserved for Future Use. Leave disconnected					
V <sub>CC</sub>	Supply Voltage					
V <sub>PP</sub>	Optional Supply Voltage for Fast Erase Operations					
V <sub>SS</sub>	Ground					
NC	Not Connected Internally					

## Figure 4. Logic Diagram (A/A Mux Interface)



## Table 2. Signal Names (A/A Mux Interface)

IC	Interface Configuration
A0-A10	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
G	Output Enable
W	Write Enable
RC	Row/Column Address Select
RB	Ready/Busy Output
RP	Interface Reset
V <sub>CC</sub>	Supply Voltage
Vpp	Optional Supply Voltage for Fast Program and Fast Erase Operations
V <sub>SS</sub>	Ground
NC	Not Connected Internally

## SIGNAL DESCRIPTIONS

There are two different bus interfaces available on this part. The active interface is selected before power-up or during Reset using the Interface Configuration Pin, IC.

The signals for each interface are discussed in the Low Pin Count (LPC) Signal Descriptions section and the Address/Address Multiplexed (A/A Mux) Signal Descriptions section below. The supply signals are discussed in the Supply Signal Descriptions section below.

## Low Pin Count (LPC) Signal Descriptions

For the Low Pin Count (LPC) Interface see Figure 3, Logic Diagram, and Table 1, Signal Names.

**Input/Output Communications (LAD0-LAD3).** All Input and Output Communication with the memory take place on these pins. Addresses and Data for Bus Read and Bus Write operations are encoded on these pins.

**Input Communication Frame (LFRAME).** The Input Communication Frame (LFRAME) signals the start of a bus operation. When Input Communication Frame is Low,  $V_{IL}$ , on the rising edge of the Clock a new bus operation is initiated. If Input Communication Frame is Low,  $V_{IL}$ , during a bus operation then the operation is aborted. When Input Communication Frame is High,  $V_{IH}$ , the current bus operation is proceeding or the bus is idle.

**Identification Inputs (ID0-ID3).** The Identification Inputs (ID0-ID3) allow to address up to 16 memories on a bus. The value on addresses A18-A21 is compared to the hardware strapping on the ID0-ID3 pins to select which memory is being addressed. For an address bit to be '1' the correspondent ID pin can be left floating or driven Low, V<sub>IL</sub>; an internal pull-down resistor is included with a value of R<sub>IL</sub>. For an address bit to be '0' the correspondent ID pin must be driven High, V<sub>IH</sub>; there will be a leakage current of I<sub>LI2</sub> through each pin when pulled to V<sub>IH</sub>; see Table 20.

By convention the boot memory must have ID0-ID3 pins left floating or driven Low,  $V_{IL}$  and a '1111' value on A18-A21 and all additional memories take sequential ID0-ID3 configuration, as shown in Table 3.

**General Purpose Inputs (GPI0-GPI4).** The General Purpose Inputs can be used as digital inputs for the CPU to read. The General Purpose Input Register holds the values on these pins. The pins must have stable data from before the start of the cycle that reads the General Purpose Input Register until after the cycle is complete. These pins must not be left to float, they should be driven Low,  $V_{IL}$ , or High,  $V_{IH}$ .

**Interface Configuration (IC).** The Interface Configuration input selects whether the Low Pin Count (LPC) or the Address/Address Multiplexed (A/A

Mux) Interface is used. The chosen interface must be selected before power-up or during a Reset and, thereafter, cannot be changed. The state of the Interface Configuration, IC, should not be changed during operation.

To select the Low Pin Count (LPC) Interface the Interface Configuration pin should be left to float or driven Low,  $V_{IL}$ ; to select the Address/Address Multiplexed (A/A Mux) Interface the pin should be driven High,  $V_{IH}$ . An internal pull-down resistor is included with a value of  $R_{IL}$ ; there will be a leakage current of  $I_{L12}$  through each pin when pulled to  $V_{IH}$ ; see Table 20.

**Interface Reset (RP).** The Interface Reset (RP) input is used to reset the memory. When Interface Reset (RP) is set Low,  $V_{IL}$ , the memory is in Reset mode: the outputs are put to high impedance and the current consumption is minimized. When RP is set High,  $V_{IH}$ , the memory is in normal operation. After exiting Reset mode, the memory enters Read mode.

**CPU Reset (INIT).** The CPU Reset, INIT, pin is used to Reset the memory when the CPU is reset. It behaves identically to Interface Reset, RP, and the internal Reset line is the logical OR (electrical AND) of RP and INIT.

**Clock (CLK).** The Clock, CLK, input is used to clock the signals in and out of the Input/Output Communication Pins, LAD0-LAD3. The Clock conforms to the PCI specification.

**Top Block Lock (TBL).** The Top Block Lock input is used to prevent the Top Block (Block 6) from being changed. When Top Block Lock, TBL, is set Low,  $V_{IL}$ , Program and Erase operations in the Top Block have no effect, regardless of the state of the Lock Register. When Top Block Lock, TBL, is set High,  $V_{IH}$ , the protection of the Block is determined by the Lock Register. The state of Top Block Lock, TBL, does not affect the protection of the other blocks (Blocks 0 to 5).

Top Block Lock, TBL, must be set prior to a Program or Erase operation is initiated and must not be changed until the operation completes or unpredictable results may occur. Care should be tak-<u>en to avoid unpredictable behavior by changing</u> TBL during Program or Erase Suspend.

Write Protect ( $\overline{WP}$ ). The Write Protect input is used to prevent the blocks <u>0</u> to 5 from being changed. When Write Protect,  $\overline{WP}$ , is set Low, V<sub>IL</sub>, Program and Erase operations in these blocks have no effect, regardless of the state of the Lock Register. When Write Protect,  $\overline{WP}$ , is set High, V<sub>IH</sub>, the protection of the block is determined by the Lock Register. The state of Write Protect,  $\overline{WP}$ , does not affect the protection of the Top Block (Block 6).

Write Protect,  $\overline{WP}$ , must be set prior to a Program or Erase operation is initiated and must not be changed until the operation completes or unpredictable results may occur. Care should be taken to avoid unpredictable behavior by changing  $\overline{WP}$ during Program or Erase Suspend.

**Reserved for Future Use (RFU).** These pins do not have assigned functions in this revision of the part. They must be left disconnected.

#### Address/Address Multiplexed (A/A Mux) Signal Descriptions

For the Address/Address Multiplexed (A/A Mux) Interface see Figure 4, Logic Diagram, and Table 2, Signal Names.

Address Inputs (A0-A10). The Address Inputs are used to set the Row Address bits (A0-A10) and the Column Address bits (A11-A17). They are latched during any bus operation by the Row/Column Address Select input, RC.

**Data Inputs/Outputs (DQ0-DQ7).** The Data Inputs/Outputs hold the data that is written to or read from the memory. They output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine. The Data Inputs/Outputs, DQ0-DQ7, are latched during a Bus Write operation.

**Output Enable** ( $\overline{\mathbf{G}}$ ). The Output Enable,  $\overline{\mathbf{G}}$ , controls the Bus Read operation of the memory.

Write Enable ( $\overline{W}$ ). The Write Enable,  $\overline{W}$ , controls the Bus Write operation of the memory's Command Interface.

**Row/Column Address Select (RC).** The Row/ Column Address Select input selects whether the Address Inputs should be latched into the Row Address bits (A0-A10) or the Column Address bits (A11-A17). The Row Address bits are latched on the falling edge of RC whereas the Column Address bits are latched on the rising edge.

**Ready/Busy Output (RB).** The Ready/Busy pin gives the status of the memory's Program/Erase Controller. When Ready/Busy is Low,  $V_{OL}$ , the memory is busy with a Program or Erase operation and it will not accept any additional Program or Erase command except the Program/Erase

Suspend command. When Ready/Busy is High,  $V_{OH}$ , the memory is ready for any Read, Program or Erase operation.

#### **Supply Signal Descriptions**

The Supply Signals are the same for both interfaces.

 $V_{CC}$  Supply Voltage. The  $V_{CC}$  Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the V<sub>CC</sub> Supply Voltage is less than the Lockout Voltage, V<sub>LKO</sub>. This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid. After V<sub>CC</sub> becomes valid the Command Interface is reset to Read mode.

A 0.1 $\mu$ F capacitor should be connected between the V<sub>CC</sub> Supply Voltage pins and the V<sub>SS</sub> Ground pin to decouple the current surges from the power supply. Both V<sub>CC</sub> Supply Voltage pins must be connected to the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.

**V<sub>PP</sub> Optional Supply Voltage.** The V<sub>PP</sub> Optional Supply Voltage pin is used to select the Fast Program (see the Quadruple Byte Program Command description) and Fast Erase options of the memory and to protect the memory. When V<sub>PP</sub> < V<sub>PPLK</sub> Program and Erase operations cannot be performed and an error is reported in the Status Register if an attempt to change the memory contents is made. When V<sub>PP</sub> = V<sub>CC</sub> Program and Erase operations take place as normal. When V<sub>PP</sub> = V<sub>PPH</sub> Fast Program (if a Quadruple Byte Program Command is performed) and Fast Erase operations are used. Any other voltage input to V<sub>PP</sub> will result in undefined behavior and should not be used.

 $V_{PP}$  should not be set to  $V_{PPH}$  for more than 80 hours during the life of the memory.

 $V_{SS}\,Ground.\,\,V_{SS}$  is the reference for all the voltage measurements.

Memory Number	ID3	ID2	ID1	ID0	A21	A20	A19	A18
1 (Boot)	VIL or floating	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	1	1	1	1
2	V <sub>IL</sub> or floating	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	VIH	1	1	1	0
3	VIL or floating	$V_{\text{IL}}$ or floating	VIH	$V_{\text{IL}}$ or floating	1	1	0	1
4	VIL or floating	$V_{\text{IL}}$ or floating	VIH	VIH	1	1	0	0
5	V <sub>IL</sub> or floating	VIH	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	1	0	1	1
6	VIL or floating	VIH	$V_{\text{IL}}$ or floating	VIH	1	0	1	0
7	VIL or floating	VIH	VIH	$V_{\text{IL}}$ or floating	1	0	0	1
8	V <sub>IL</sub> or floating	VIH	V <sub>IH</sub>	VIH	1	0	0	0
9	VIH	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	0	1	1	1
10	VIH	$V_{IL}$ or floating	$V_{IL}$ or floating	VIH	0	1	1	0
11	VIH	$V_{\text{IL}}$ or floating	VIH	VIL or floating	0	1	0	1
12	VIH	$V_{\text{IL}}$ or floating	VIH	VIH	0	1	0	0
13	V <sub>IH</sub>	VIH	$V_{\text{IL}}$ or floating	$V_{\text{IL}}$ or floating	0	0	1	1
14	VIH	VIH	VIL or floating VIH		0	0	1	0
15	VIH	VIH	VIH	VIL or floating	0	0	0	1
16	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	0	0	0	0

Table 3. Memory Identification Input Configuration

Table 4. Block Addresses

Size (Kbytes)	Address Range	Block Number	Block Type
16	3C000h-3FFFFh	6	Boot Block (Top)
8	3A000h-3BFFFh	5	Parameter Block
8	38000h-39FFFh	4	Parameter Block
32	30000h-37FFFh	3	Main Block
64	20000h-2FFFFh	2	Main Block
64	10000h-1FFFFh	1	Main Block
64	00000h-0FFFFh	0	Main Block

Note: For A18 and A19 values, refer to Table 3.



#### **BUS OPERATIONS**

The two interfaces have similar bus operations but the signals and timings are completely different. The Low Pin Count (LPC) Interface is the usual interface and all of the functionality of the part is available through this interface. Only a subset of functions are available through the Address/ Address Multiplexed (A/A Mux) Interface.

Follow the section Low Pin Count (LPC) Bus Operations below and the section Address/ Address Multiplexed (A/A Mux) Interface Bus Operations below for a description of the bus operations on each interface.

#### Low Pin Count (LPC) Bus Operations

The Low Pin Count (LPC) Interface consists of four data signals (LAD0-LAD3), one control line (LFRAME) and a clock (CLK). In addition protection against accidental or malicious data corruption can be achieved using two further signals (TBL and WP). Finally two reset signals (RP and INIT) are available to put the memory into a known state.

The data signals, control signal and clock are designed to be compatible with PCI electrical specifications. The interface operates with clock speeds up to 33MHz.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Standby, Reset and Block Protection.

**Bus Read.** Bus Read operations read from the memory cells, specific registers in the Command Interface or Low Pin Count Registers. A valid Bus Read operation starts when Input Communication Frame, LFRAME, is Low,  $V_{IL}$ , as Clock rises and the correct Start cycle is on LAD0-LAD3. On the following clock cycles the Host will send the Cycle Type + Dir, Address and other control bits on LAD0-LAD3. The memory responds by outputting Sync data until the wait-states have elapsed followed by Data0-Data3 and Data4-Data7.

Refer to Table 5, Bus Read Field Definitions (LPC Interface), and Figure 5, Bus Read Waveforms (LPC Interface), for a description of the Field definitions for each clock cycle of the transfer. See Table 22, AC Signal Timing Characteristics (LPC Interface), and Figure 10, AC Signal Timing Waveforms (LPC Interface), for details on the timings of the signals.

**Bus Write.** Bus Write operations write to the Command Interface or Low Pin Count Registers. A valid Bus Write operation starts when Input Communication Frame,  $\overline{LFRAME}$ , is Low, V<sub>IL</sub>, as Clock rises and the correct Start cycle is on LAD0-LAD3. On the following Clock cycles the Host will send the Cycle Type + Dir, Address, other control bits, Data0-Data3 and Data4-Data7 on LAD0-LAD3. The memory outputs Sync data until the wait-states have elapsed.

Refer to Table 6, Bus Write Field Definitions (LPC Interface), and Figure 6, Bus Write Waveforms (LPC Interface), for a description of the Field definitions for each clock cycle of the transfer. See Table 22, AC Signal Timing Characteristics (LPC Interface), and Figure 10, AC Signal Timing Waveforms (LPC Interface), for details on the timings of the signals.

**Bus Abort.** The Bus Abort operation can be used to immediately abort the <u>current bus</u> operation. A Bus Abort occurs when LFRAME is driven Low,  $V_{IL}$ , during the bus operation; the memory will tristate the Input/Output Communication pins, LAD0-LAD3.

Note that, during a Bus Write operation, the Command Interface starts executing the command as soon as the data is fully received; a Bus Abort during the final TAR cycles is not guaranteed to abort the command; the bus, however, will be released immediately.


**Standby.** When LFRAME is High,  $V_{IH}$ , the memory is put into Standby mode where LAD0-LAD3 are put into a high-impedance state and the Supply Current is reduced to the Standby level,  $I_{CC1}$ .


**Reset.** During Reset mode all internal circuits are switched off, the memory is deselected and the outputs are put in high-impedance. The memory is in Reset mode when Interface Reset,  $\overline{RP}$ , or CPU Reset, INIT, is Low, V<sub>IL</sub>.  $\overline{RP}$  or INIT must be held Low, V<sub>IL</sub>, for t<sub>PLPH</sub>. The memory resets to Read mode upon return from Reset mode and the Lock Registers return to their default states regardless of their state before Reset, see Table 13. If  $\overline{RP}$  or INIT goes Low, V<sub>IL</sub>, during a Program or Erase operation, the operation is aborted and the memory cells affected no longer contain valid data; the memory can take up to t<sub>PLRH</sub> to abort a Program or Erase operation.

**Block Protection.** Block Protection <u>can</u> be forced using th<u>e</u> signals Top Block Lock, TBL, and Write Protect, WP, regardless of the state of the Lock Registers.

Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	I	On the rising edge of CLK with LFRAME Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTY PE + DIR	0100b	I	Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 0b for read. Bit 0 is '0'.
3-10	8	ADDR	хххх	I	A 32-bit address phase is transferred starting with the most significant nibble first. A23-A31 must be set to 1. A22 = 1 for Array, A22 = 0 for registers access. For A18-A21 values, refer to Table 3.
11	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
12	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
13-14	2	WSYNC	0101b	0	The LPC Flash Memory drives LAD0-LAD3 to 0101b (short wait-sync) for two clock cycles, indicating that the data is not yet available. Two wait-states are always included.
15	1	RSYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating that data will be available during the next clock cycle.
16-17	2	DATA	XXXX	0	Data transfer is two CLK cycles, starting with the least significant nibble.
18	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
19	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs, the host takes control of LAD0-LAD3.

Table 5. Bus Read Field Definitions (LPC Interface)






Clock Cycle Number	Clock Cycle Count	Field	LAD0- LAD3	Memory I/O	Description
1	1	START	0000b	I	On the rising edge of CLK with <b>LFRAME</b> Low, the contents of LAD0-LAD3 must be 0000b to indicate the start of a LPC cycle.
2	1	CYCTY PE + DIR	011Xb	I	Indicates the type of cycle. Bits 3:2 must be 01b. Bit 1 indicates the direction of transfer: 1b for write. Bit 0 is don't care (X).
3-10	8	ADDR	хххх	I	A 32-bit address phase is transferred starting with the most significant nibble first. A23-A31 must be set to 1. A22 = 1 for Array, A22 = 0 for registers access. For A18-A21 values, refer to Table 3.
11-12	2	DATA	XXXX	I	Data transfer is two cycles, starting with the least significant nibble.
13	1	TAR	1111b	I	The host drives LAD0-LAD3 to 1111b to indicate a turnaround cycle.
14	1	TAR	1111b (float)	0	The LPC Flash Memory takes control of LAD0-LAD3 during this cycle.
15	1	SYNC	0000b	0	The LPC Flash Memory drives LAD0-LAD3 to 0000b, indicating it has received data or a command.
16	1	TAR	1111b	0	The LPC Flash Memory drives LAD0-LAD3 to 1111b, indicating a turnaround cycle.
17	1	TAR	1111b (float)	N/A	The LPC Flash Memory floats its outputs and the host takes control of LAD0-LAD3.

Table 6. Bus Write Field Definitions (LPC Interface)

Figure 6. Bus Write Waveforms (LPC Interface)



#### Address/Address Multiplexed (A/A Mux) Bus Operations

The Address/Address Multiplexed (A/A Mux) Interface has a more traditional style interface. The signals consist of a multiplexed address signals (A0-A10), data signals, (DQ0-DQ7) and three control signals ( $\overline{RC}$ ,  $\overline{G}$ ,  $\overline{W}$ ). An additional signal,  $\overline{RP}$ , can be used to reset the memory.

The Address/Address Multiplexed (A/A Mux) Interface is included for use by Flash Programming equipment for faster factory programming. Only a subset of the features available to the Low Pin Count (LPC) Interface are available; these include all the Commands but exclude the Security features and other registers.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus Write, Output Disable and Reset.

When the Address/Address Multiplexed (A/A Mux) Interface is selected all the blocks are unprotected. It is not possible to protect any blocks through this interface.

**Bus Read.** Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature and the Status Register. A valid Bus Read operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select RC. Then Write Enable ( $\overline{W}$ ) and Interface Reset ( $\overline{RP}$ ) must be High, V<sub>IH</sub>, and Output Enable,  $\overline{G}$ , Low, V<sub>IL</sub>, in

order to perform a Bus Read operation. The Data Inputs/Outputs will output the value, see Figure 12, Read AC Waveforms (A/A Mux Interface), and Table 25, Read AC Characteristics (A/A Mux Interface), for details of when the output becomes valid.

**Bus Write.** Bus Write operations write to the Command Interface. A valid Bus Write operation begins by latching the Row Address and Column Address signals into the memory using the Address Inputs, A0-A10, and the Row/Column Address Select RC. The data should be set up on the Data Inputs/Outputs; Output Enable,  $\overline{G}$ , and Interface Reset, RP, must be High, V<sub>IH</sub> and Write Enable,  $\overline{W}$ , must be Low, V<sub>IL</sub>. The Data Inputs/Outputs are latched on the rising edge of Write Enable,  $\overline{W}$ . See Figure 13, Write AC Waveforms (A/A Mux Interface), and Table 26, Write AC Characteristics (A/A Mux Interface), for details of the timing requirements.

**Output Disable.** The data outputs are high-impedance when the Output Enable, G, is at V<sub>IH</sub>.

**Reset.** During Reset mode all internal circuits are switched off, the memory is deselected and the outputs are put in high-impedance. The memory is in Reset mode when RP is Low,  $V_{IL}$ . RP must be held Low,  $V_{IL}$  for  $t_{PLPH}$ . If RP is goes Low,  $V_{IL}$ , during a Program or Erase operation, the operation is aborted and the memory cells affected no longer contain valid data; the memory can take up to  $t_{PLRH}$  to abort a Program or Erase operation.

Á7/

Operation	G	W	RP	V <sub>PP</sub>	DQ7-DQ0	
Bus Read	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub> Don't Care		Data Output	
Bus Write	V <sub>IH</sub>	V <sub>IL</sub>	/IL VIH V <sub>CC</sub> or V <sub>PPH</sub>		Data Input	
Output Disable	VIH	VIH	VIH	Don't Care	Hi-Z	
Reset	$V_{IL}$ or $V_{IH}$	$V_{IL}$ or $V_{IH}$	V <sub>IL</sub>	Don't Care	Hi-Z	

Table 7. A/A Mux Bus Operations

#### Table 8. Manufacturer and Device Codes

Operation			W RP		A0	DQ7-DQ0
Manufacturer Code	VIL	VIH	VIH	VIL	VIL	20h
Device Code	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	31h

#### **Table 9. Commands**

	s	Bus Write Operations									
Command	Cycles	1st		2nd		3rd		4th		5th	
Des 1 Marca Arres		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read Memory Array	1	Х	FFh								
Read Status Register	1	Х	70h								
Read Electronic Signature		Х	90h								
		Х	98h								
Program		Х	40h	PA	PD						
Program	2	Х	10h	PA	PD						
Quadruple Byte Program	5	Х	30h	A <sub>1</sub>	PD	A <sub>2</sub>	PD	A <sub>3</sub>	PD	A <sub>4</sub>	PD
Chip Erase	2	Х	80h	Х	10h						
Block Erase	2	Х	20h	BA	D0h						
Clear Status Register	1	Х	50h								
Program/Erase Suspend	1	Х	B0h								
Program/Erase Resume	1	Х	D0h								
	1	Х	00h								
	1	Х	01h								
Invalid/Reserved	1	Х	60h								
	1	Х	2Fh								
	1	Х	C0h								

Note: X Don't Care, PA Program Address, PD Program Data, A<sub>1,2,3,4</sub> Consecutive Addresses, BA Any address in the block. **Read Memory Array**: After a Read Memory Array command, read the memory as normal until another command is issued. **Read Status Register**: After a Read Status Register command, read the Status Register as normal until another command is issued. Read Electronic Signature: After a Read Electronic Signature command, read Manufacturer Code, Device Code until another command is issued.

Block Erase, Byte Program: After these commands, read the Status Register until the command completes and another command is issued

Quadruple Byte Program: This command is only valid in A/A Mux mode. Addresses A1, A2, A3 and A4 must be consecutive addresses differing only for address bit A0 and A1. After this command read the Status Register until the command completes and another command is issued.

Chip Erase: This command is only valid in A/A Mux mode. After this command, read the Status Register until the command completes and another command is issued.

Clear Status Register: After the Clear Status Register command bits 1, 3, 4 and 5 in the Status Register are reset to '0'.

Program/Erase Suspend: After the Program/Erase Suspend command has been accepted, issue Read Memory Array, Read Status Register, Program (during Erase suspend) and Program/Erase resume commands.

Program/Erase Resume: After the Program/Erase Resume command the suspended Program/Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.

Invalid/Reserved: Do not use Invalid or Reserved commands.

#### **COMMAND INTERFACE**

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations.

After power-up or a Reset operation the memory enters Read mode.

The commands are summarized in Table 9, Commands. Refer to Table 9 in conjunction with the text descriptions below.

**Read Memory Array Command.** The Read Memory Array command returns the memory to its Read mode where it behaves like a ROM or EPROM. One Bus Write cycle is required to issue the Read Memory Array command and return the memory to Read mode. Once the command is issued the memory remains in Read mode until another command is issued. From Read mode Bus Read operations will access the memory array.

While the Program/Erase Controller is executing a Program or Erase operation the memory will not accept the Read Memory Array command until the operation completes.

**Read Status Register Command.** The Read Status Register command is used to read the Status Register. One Bus Write cycle is required to issue the Read Status Register command. Once the command is issued subsequent Bus Read operations read the Status Register until another command is issued. See the section on the Status Register for details on the definitions of the Status Register bits.

**Read Electronic Signature Command.** The Read Electronic Signature command is used to read the Manufacturer Code and the Device Code. One Bus Write cycle is required to issue the Read Electronic Signature command. Once the command is issued subsequent Bus Read operations read the Manufacturer Code or the Device Code until another command is issued.

After the Read Electronic Signature Command is issued the Manufacturer Code and Device Code can be read using Bus Read operations using the addresses in Table 10.

Code	Address	Data
Manufacturer Code	00000h	20h
Device Code	00001h	31h

Note: For A18 and A19 values, refer to Table 3.

**Program Command.** The Program command can be used to program a value to one address in the memory array at a time. Two Bus Write operations are required to issue the command; the

second Bus Write cycle latches the address and data in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

If the address falls in a protected block then the Program operation will abort, the data in the memory array will not be changed and the Status Register will output the error.

During the Program operation the memory will only accept the Read Status Register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Program times are given in Table 23.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so will not cause any modification on its value. One of the Erase commands must be used to set all of the bits in the block to '1'.

See Figure 14, Program Flowchart and Pseudo Code, for a suggested flowchart on using the Program command.

Quadruple Byte Program Command. The Quadruple Byte Program Command can be only used in A/A Mux mode to program four adjacent bytes in the memory array at a time. The four bytes must differ only for the addresses A0 and A1. Programming should not be attempted when VPP is not at VPPH. The operation can also be executed if V<sub>PP</sub> is below V<sub>PPH</sub>, but result could be uncertain. Five Bus Write operations are required to issue the command. The second, the third and the fourth Bus Write cycle latches respectively the address and data of the first, the second and the third byte in the internal state machine. The fifth Bus Write cycle latches the address and data of the fourth byte in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

During the Quadruple Byte Program operation the memory will only accept the Read Status register command and the Program/Erase Suspend command. All other commands will be ignored. Typical Quadruple Byte Program times are given in Table 23.

Note that the Quadruple Byte Program command cannot change a bit set to '0' back to '1' and attempting to do so will not cause any modification on its value. An Erase command must be used to set all of the bits in the block to '1'.



See Figure 15, Quadruple Byte Program Flowchart and Pseudo Code (A/A Mux Interface Only), for a suggested flowchart on using the Quadruple Byte Program command.

Chip Erase Command. The Chip Erase command can be used in A/A Mux mode to erase the entire chip at a time. Erasing should not be attempted when  $V_{PP}$  is not at  $V_{PPH}$ . The operation can also be executed if  $V_{PP}$  is below  $V_{PPH}$ , but result could be uncertain. Two Bus Write operations are required to issue the command and start the Program/Erase Controller. Once the command is issued, subsequent Bus Read operations read the Status Register. (See the section on the Status Register for details of the definitions of the Status Register bits.)

During the Chip Erase operation, the memory only accepts the Read Status Register command. All other commands are ignored.

Typical Chip Erase times are given in Table 23.

The Chip Erase command sets all of the bits in the memory to '1'. See Figure 17, Chip Erase Flow-chart and Pseudo Code, for a suggested flowchart when using the Chip Erase command.

**Block Erase Command.** The Block Erase command can be used to erase a block. Two Bus Write operations are required to issue the command; the second Bus Write cycle latches the block address in the internal state machine and starts the Program/Erase Controller. Once the command is issued subsequent Bus Read operations read the Status Register. See the section on the Status Register for details on the definitions of the Status Register bits.

If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

During the Erase operation the memory only accepts the Read Status Register command and the Program/Erase Suspend command. All other commands are ignored. Typical Erase times are given in Table 23.

The Erase command sets all of the bits in the block to '1'. All previous data in the block is lost.

See Figure 18, Block Erase Flowchart and Pseudo Code, for a suggested flowchart on using the Erase command.

**Clear Status Register Command.** The Clear Status Register command can be used to reset bits 1, 3, 4 and 5 in the Status Register to '0'. One Bus Write is required to issue the Clear Status Register command. Once the command is issued the mem-

ory returns to its previous mode, subsequent Bus Read operations continue to output the same data.

The bits in the Status Register are sticky and do not automatically return to '0' when a new Program or Erase command is issued. If an error occurs then it is essential to clear any error bits in the Status Register by issuing the Clear Status Register command before attempting a new Program or Erase command.

**Program/Erase Suspend Command.** The Program/Erase Suspend command can be used to pause a Program or Erase operation. One Bus Write cycle is required to issue the Program/Erase Suspend command and pause the Program/Erase Controller. Once the command is issued it is necessary to poll the Program/Erase Controller Status bit to find out when the Program/Erase Controller Status bit to find out when the Program/Erase Controller has paused; no other commands will be accepted until the Program/Erase Controller has paused. After the Program/Erase Controller has paused, the memory will continue to output the Status Register until another command is issued.

During the polling period between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing it is possible for the operation to complete. Once Program/Erase Controller Status bit indicates that the Program/ Erase Controller is no longer active, the Program Suspend Status bit or the Erase Suspend Status bit can be used to determine if the operation has completed or is suspended. For timing on the delay between issuing the Program/Erase Suspend command and the Program/Erase Controller pausing see Table 23.

During Program/Erase Suspend the Read Memory Array, Read Status Register, Read Electronic Signature and Program/Erase Resume commands will be accepted by the Command Interface. Additionally, if the suspended operation was Erase then the Program command will also be accepted; only the blocks not being erased may be read or programmed correctly.

See Figure 16, Program Suspend and Resume Flowchart, and Pseudo Code, and Figure 19, Erase Suspend and Resume Flowchart, and Pseudo Code, for suggested flowcharts on using the Program/Erase Suspend command.

**Program/Erase Resume Command.** The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend has paused it. One Bus Write cycle is required to issue the Program/Erase Resume command. Once the command is issued subsequent Bus Read operations read the Status Register.

## STATUS REGISTER

The Status Register provides information on the current or previous Program or Erase operation. Different bits in the Status Register convey different information and errors on the operation.

To read the Status Register the Read Status Register command can be issued. The Status Register is automatically read after Program, Erase and Program/Erase Resume commands are issued. The Status Register can be read from any address.

The Status Register bits are summarized in Table 11, Status Register Bits. Refer to Table 11 in conjunction with the text descriptions below.

**Program/Erase Controller Status (Bit 7).** The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is '0', the Program/Erase Controller is active; when the bit is '1', the Program/Erase Controller is inactive.

The Program/Erase Controller Status is '0' immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is '1'.

During Program and Erase operation the Program/Erase Controller Status bit can be polled to find the end of the operation. The other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is '1'.

After the Program/Erase Controller completes its operation the Erase Status, Program Status, V<sub>PP</sub> Status and Block Protection Status bits should be tested for errors.

**Erase Suspend Status (Bit 6).** The Erase Suspend Status bit indicates that an Erase operation has been suspended and is waiting to be resumed. The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode.

When the Erase Suspend Status bit is '0' the Program/Erase Controller is active or has completed its operation; when the bit is '1' a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns to '0'.

**Erase Status (Bit 5).** The Erase Status bit can be used to identify if the memory has applied the maximum number of erase pulses to the block and

still failed to verify that the block has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Erase Status bit is '0' the memory has successfully verified that the block has erased correctly; when the Erase Status bit is '1' the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that the block has erased correctly.

Once the Erase Status bit is set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Program Status (Bit 4).** The Program Status bit can be used to identify if the memory has applied the maximum number of program pulses to the byte and still failed to verify that the byte has programmed correctly. The Program Status bit should be read once the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive).

When the Program Status bit is '0' the memory has successfully verified that the byte has programmed correctly; when the Program Status bit is '1' the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that the byte has programmed correctly.

Once the Program Status bit is set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**V<sub>PP</sub> Status (Bit 3).** The V<sub>PP</sub> Status bit can be used to identify an invalid voltage on the V<sub>PP</sub> pin during Program and Erase operations. The V<sub>PP</sub> pin is only sampled at the beginning of a Program or Erase operation. Indeterminate results can occur if V<sub>PP</sub> becomes invalid during a Program or Erase operation.

When the V<sub>PP</sub> Status bit is '0' the voltage on the V<sub>PP</sub> pin was sampled at a valid voltage; when the V<sub>PP</sub> Status bit is '1' the V<sub>PP</sub> pin has a voltage that is below the V<sub>PP</sub> Lockout Voltage, V<sub>PPLK</sub>, the memory is protected; Program and Erase operation cannot be performed.

Once the V<sub>PP</sub> Status bit set to '1' it can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

**Program Suspend Status (Bit 2).** The Program Suspend Status bit indicates that a Program operation has been suspended and is waiting to be resumed. The Program Suspend Status should only be considered valid when the Program/Erase Controller Status bit is '1' (Program/Erase Controller inactive); after a Program/Erase Suspend command is issued the memory may still complete the operation rather than entering the Suspend mode.

When the Program Suspend Status bit is '0' the Program/Erase Controller is active or has completed its operation; when the bit is '1' a Program/ Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns to '0'.

Block Protection Status (Bit 1). The Block Protection Status bit can be used to identify if the Program or Erase operation has tried to modify the contents of a protected block. When the Block Protection Status bit is to '0' no Program or Erase operations have been attempted to protected blocks since the last Clear Status Register command or hardware reset; when the Block Protection Status bit is '1' a Program or Erase operation has been attempted on a protected block.

Once it is set to '1' the Block Protection Status bit can only be reset to '0' by a Clear Status Register command or a hardware reset. If it is set to '1' it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Using the A/A Mux Interface the Block Protection Status bit is always '0'.

**Reserved (Bit 0).** Bit 0 of the Status Register is reserved. Its value should be masked.

Operation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
Program active	'0'	X 1	'0'	'0'	'0'	'0'	'0'
Program suspended	'1	X 1	'0'	'0'	'0'	'1'	'0'
Program completed successfully	'1'	X <sup>1</sup>	'0'	'0'	'0'	'0'	'0'
Program failure due to V <sub>PP</sub> Error	'1'	X <sup>1</sup>	'0'	'0'	'1'	'0'	'0'
Program failure due to Block Protection (LPC Interface only)	'1'	X <sup>1</sup>	'0'	ʻ0'	ʻ0'	ʻ0'	'1'
Program failure due to cell failure	'1'	X <sup>1</sup>	'0'	'1'	ʻ0'	ʻ0'	'0'
Erase active	ʻ0'	ʻ0'	'0'	'0'	'0'	'0'	'0'
Block Erase suspended	'1'	'1'	'0'	'0'	'0'	'0'	'0'
Erase completed successfully	'1'	'0'	'0'	'0'	'0'	'0'	'0'
Block Erase failure due to VPP Error	'1'	'0'	'0'	ʻ0'	'1'	'0'	'0'
Block Erase failure due to Block Protection (LPC Interface only)	'1'	'0'	'0'	'0'	'0'	'0'	'1'
Erase failure due to failed cell(s)	'1'	'0'	'1'	'0'	'0'	'0'	'0'

#### Table 11. Status Register Bits

Note: 1. For Program operations during Erase Suspend Bit 6 is '1', otherwise Bit 6 is '0'.

**\$**7/

## LOW PIN COUNT (LPC) INTERFACE CONFIGURATION REGISTERS

When the Low Pin Count Interface is selected several additional registers can be accessed. These registers control the protection status of the blocks and read the General Purpose Input pins. See Table 12 for an example of the Register Configuration map, valid for the boot memory, i.e. ID0-ID3 floating or driven  $L_{OW}$ ,  $V_{IL}$  and A18-A21 set to '1'.

#### Lock Registers

The Lock Registers control the protection status of the blocks. Each block has its own Lock Register. Three bits within each Lock Register control the protection of each block, the Write Lock Bit, the Read Lock Bit and the Lock Down Bit.

The Lock Registers can be read and written, though care should be taken when writing as, once the Lock Down Bit is set, '1', further modifications to the Lock Register cannot be made until cleared, to '0', by a reset or power-up.

See Table 13 for details on the bit definitions of the Lock Registers.

Write Lock. The Write Lock Bit determines whether the contents of the block can be modified (using the Program or Erase Command). When the Write Lock Bit is set, '1', the block is write protected; any operations that attempt to change the data in the block will fail and the Status Register will report the error. When the Write Lock Bit is reset, '0', the block is not write protected through the Lock Register and may be modified unless write protected through some other means.

When V<sub>PP</sub> is less than V<sub>PPLK</sub> all blocks are protected and cannot be modified, regardless of the state of the Write Lock Bit. If Top Block Lock, TBL, is Low, V<sub>IL</sub>, then the Top Block (Block 6) is write protected and cannot be modified. Similarly, if

Write Protect,  $\overline{WP}$ , is Low, V<sub>IL</sub>, then the blocks 0 to 5 are write protected and cannot be modified.

After power-up or reset the Write Lock Bit is always set to '1' (write protected).

**Read Lock.** The Read Lock bit determines whether the contents of the block can be read (from Read mode). When the Read Lock Bit is set, '1', the block is read protected; any operation that attempts to read the contents of the block will read 00h instead. When the Read Lock Bit is reset, '0', read operations in the block return the data programmed into the block as expected.

After power-up or reset the Read Lock Bit is always reset to '0' (not read protected).

**Lock Down.** The Lock Down Bit provides a mechanism for protecting software data from simple hacking and malicious attack. When the Lock Down Bit is set, '1', further modification to the Write Lock, Read Lock and Lock Down Bits cannot be performed. A reset or power-up is required before changes to these bits can be made. When the Lock Down Bit is reset, '0', the Write Lock, Read Lock and Lock Down Bits can be changed.

#### **General Purpose Input Register**

The General Purpose Input Register holds the state of the General Purpose Input pins, GPI0-GPI4. When this register is read, the state of these pins is returned. This register is read-only and writing to it has no effect.

The signals on the General Purpose Input pins should remain constant throughout the whole Bus Read cycle in order to guarantee that the correct data is read.

**έγ/** 

Mnemonic	Register Name	Memory Address	Default Value	Access
T_BLOCK_LK	Top Block Lock Register (Block 6)	FFBFC002h	01h	R/W
T_MINUS01_LK	Top Block [-1] Lock Register (Block 5)	FFBFA002h	01h	R/W
T_MINUS02_LK	Top Block [-2] Lock Register (Block 4)	FFBF8002h	01h	R/W
T_MINUS03_LK	Top Block [-3] Lock Register (Block 3)	FFBF0002h	01h	R/W
T_MINUS04_LK	Top Block [-4] Lock Register (Block 2)	FFBE0002h	01h	R/W
T_MINUS05_LK	Top Block [-5] Lock Register (Block 1)	FFBD0002h	01h	R/W
T_MINUS06_LK	Top Block [-6] Lock Register (Block 0)	FFBC0002h	01h	R/W
GPI_REG	General Purpose Input Register	FFBC0100h	N/A	R

Table 12. Low Pin (	Count Register	Configuration Map <sup>(1)</sup>
---------------------	----------------	----------------------------------

Note: 1. This map is referred to the boot memory (ID0-ID3 floating or driven, L<sub>OW</sub>, V<sub>IL</sub> and A18-A21 set to '1').

Bit	Bit Name	Value	Function
7-3			Reserved
		'1'	Bus Read operations in this Block always return 00h.
2	Read-Lock	ʻ0'	Bus read operations in this Block return the Memory Array contents. (Default value).
1	1 Lock-Down		Changes to the Read-Lock bit and the Write-Lock bit cannot be performed. Once a '1' is written to the Lock-Down bit it cannot be cleared to '0'; the bit is always reset to '0' following a Reset (using RP or INIT) or after power-up.
			Read-Lock and Write-Lock can be changed by writing new values to them. (Default value).
0	······································		Program and Erase operations in this Block will set an error in the Status Register. The memory contents will not be changed. (Default value).
0	Write-Lock	ʻ0'	Program and Erase operations in this Block are executed and will modify the Block contents.

Table 13. Lock Register Bit Definitions<sup>(1)</sup>

Note: 1. Applies to Top Block Lock Register (T\_BLOCK\_LK) and Top Block [-1] Lock Register (T\_MINUS01\_LK) to Top Block [-6] Lock Register (T\_MINUS06\_LK).

Bit	Bit Name	Value	Function
7-5			Reserved
4	GPI4	'1'	Input Pin GPI4 is at V <sub>IH</sub>
4	4 GP14	'0'	Input Pin GPI4 is at V <sub>IL</sub>
3 GPI3 -		'1'	Input Pin GPI3 is at V <sub>IH</sub>
3	3 GPI3		Input Pin GPI3 is at V <sub>IL</sub>
2	2 GPI2		Input Pin GPI2 is at V <sub>IH</sub>
2	GF12	ʻ0'	Input Pin GPI2 is at V <sub>IL</sub>
1	GPI1	'1'	Input Pin GPI1 is at V <sub>IH</sub>
	GFII	ʻ0'	Input Pin GPI1 is at V <sub>IL</sub>
0	GPI0	'1'	Input Pin GPI0 is at V <sub>IH</sub>
0	GPIU	ʻ0'	Input Pin GPI0 is at V <sub>IL</sub>

Table 14. General Purpose Input Register Definition<sup>(1)</sup>

Note: 1. Applies to the General Purpose Input Register (GPI\_REG).

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 15. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-50	125	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C
V <sub>IO</sub>	Input or Output Voltage (1,2)	-0.6	V <sub>CC</sub> +0.6	V
Vcc	Supply Voltage	-0.6	4	V
V <sub>PP</sub>	Program Voltage	-0.6	13	V

Note: 1. Minimum voltage may undershoot to -2V during transition and for less than 20ns during transitions.

2. Maximum voltage may overshoot to V<sub>CC</sub> +2V during transition and for less than 20ns during transitions.





#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

#### **Table 16. Operating Conditions**

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	3.0	3.6	V
TA	Ambient Operating Temperature (range 1)	0	70	°C
IA	Ambient Operating Temperature (range 5)	-20	85	°C






#### Table 17. AC Measurement Conditions (LPC Interface)

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	10		pF
	Input Rise and Fall Times		1.4	ns
	Input Pulse Voltages	0.2V <sub>CC</sub> to 0.6V <sub>CC</sub>		V
	Input and Output Timing Reference Voltages	0.4V <sub>CC</sub>		V

## Figure 8. AC Measurement I/O Waveform (A/A Mux Interface)



## Table 18. AC Measurement Conditions (A/A Mux Interface)

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	3	0	pF
	Input Rise and Fall Times		10	ns
	Input Pulse Voltages	0 t	o 3	V
	Input and Output Timing Reference Voltages	1	.5	V

## Table 19. Device Impedance

Symbol	Parameter <sup>1</sup>	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance <sup>2</sup>	$V_{IN} = 0V$		13	pF
C <sub>CLK</sub>	Clock Capacitance <sup>2</sup>	$V_{IN} = 0V$	3	12	pF
L <sub>PIN</sub>	Recommended Pin Inductance <sup>3</sup>			20	nH

Note: 1. T<sub>A</sub>=25°C, f=1 MHz 2. Sampled only, not 100% tested 3. See PCI Specification



## **Table 20. DC Characteristics**

Symbol	Parameter	Interface	Test Condition	Min	Max	Unit
		LPC		0.5 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
VIH	Input High Voltage	A/A Mux		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
<i>\</i> /		LPC		-0.5	0.3 V <sub>CC</sub>	V
VIL	Input Low Voltage	A/A Mux		-0.5	0.8	V
V <sub>IH</sub> (INIT)	INIT Input High Voltage	LPC		1.35	V <sub>CC</sub> + 0.5	V
$V_{\text{IL}}(\overline{\text{INIT}})$	INIT Input Low Voltage	LPC		-0.5	0.2 V <sub>CC</sub>	V
I <sub>LI</sub> <sup>(2)</sup>	Input Leakage Current		$0V \le V_{IN} \le V_{CC}$		±10	μA
I <sub>LI2</sub>	IC, IDx Input Leakage Current		IC, ID0, ID1, ID2, ID3 = V <sub>CC</sub>		200	μA
R <sub>IL</sub>	IC, IDx Input Pull Low Resistor			20	100	kΩ
Vон		LPC	I <sub>OH</sub> = –500µА	0.9 V <sub>CC</sub>		V
∨ОН	Output High Voltage	A/A Mux	I <sub>OH</sub> = −100μA	$V_{CC} - 0.4$		V
N/		LPC	I <sub>OL</sub> = 1.5mA		0.1 V <sub>CC</sub>	V
Vol	Output Low Voltage	A/A Mux	I <sub>OL</sub> = 1.8mA		0.45	V
ILO	Output Leakage Current		$0V \le V_{OUT} \le V_{CC}$		±10	μA
V <sub>PP1</sub>	V <sub>PP</sub> Voltage			3	3.6	V
V <sub>PPH</sub>	V <sub>PP</sub> Voltage (Fast Program/Fast Erase)			11.4	12.6	V
V <sub>PPLK</sub> <sup>(1)</sup>	V <sub>PP</sub> Lockout Voltage			1.5		V
V <sub>LKO</sub> <sup>(1)</sup>	V <sub>CC</sub> Lockout Voltage			1.8	2.3	V
I <sub>CC1</sub>	Supply Current (Standby)	LPC	$\overline{\text{LFRAME}} = 0.9 \text{ V}_{\text{CC}}, \text{ V}_{\text{PP}} = \text{V}_{\text{CC}}$ All other inputs 0.9 V <sub>CC</sub> to 0.1 V <sub>CC</sub> V <sub>CC</sub> = 3.6V, f(CLK) = 33MHz		100	μΑ
I <sub>CC2</sub>	Supply Current (Standby)	LPC	$\overline{\text{LFRAME}} = 0.1 \text{ V}_{\text{CC}}, \text{ V}_{\text{PP}} = \text{V}_{\text{CC}}$ All other inputs 0.9 V <sub>CC</sub> to 0.1 V <sub>CC</sub> V <sub>CC</sub> = 3.6V, f(CLK) = 33MHz		10	mA
I <sub>CC3</sub>	Supply Current (Any internal operation active)	LPC	$V_{CC} = V_{CC} max, V_{PP} = V_{CC}$ $f(CLK) = 33MHz$ $I_{OUT} = 0mA$		60	mA
I <sub>CC4</sub>	Supply Current (Read)	A/A Mux	$\overline{G} = V_{IH}, f = 6MHz$		20	mA
I <sub>CC5</sub> <sup>(1)</sup>	Supply Current (Program/Erase)	A/A Mux	Program/Erase Controller Active		20	mA
I <sub>PP</sub>	V <sub>PP</sub> Supply Current (Read/Standby)		$V_{PP} \ge V_{CC}$		400	μΑ
1 (1)	VPP Supply Current		$V_{PP} = V_{CC}$		40	mA
I <sub>PP1</sub> <sup>(1)</sup>	(Program/Erase active)		V <sub>PP</sub> = 12V ± 5%		15	mA

Note: 1. Sampled only, not 100% tested. 2. Input leakage currents include High-Z output leakage for all bi-directional buffers with tri-state outputs.


\_\_\_\_

Symbol	Parameter	Test Condition		Value	Unit
tCYC	CLK Cycle Time <sup>(1)</sup>		Min	30	ns
tніgн	CLK High Time		Min	11	ns
tLOW	CLK Low Time		Min	11	ns
	CLK Slew Rate	peak to peak	Min	1	V/ns
OLK SIEW Rale	pear to pear	Max	4	V/ns	

TADIE ZT. GIOCK GHAIACLEHSUCS (LFC IIILEHACE	Table 21.	<b>Clock Characteristics</b>	(LPC Interface
--	-----------	------------------------------	----------------

Note: 1. Devices on the PCI Bus must work with any clock frequency between DC and 33MHz. Below 16MHz devices may be guaranteed by design rather than tested. Refer to PCI Specification.

Figure 9. Clock Waveform (LPC Interface)




	0	0	,			
Symbol	PCI Symbol	Parameter	Test Condition		Value	Unit
touov	t	CLK to Data Out	M	∕lin	2	ns
<b>ICHQV</b>	t <sub>CHQV</sub> t <sub>val</sub>	CLK to Data Out	М	/lax	11	ns
t <sub>CHQX</sub> <sup>(1)</sup>	t <sub>on</sub>	CLK to Active (Float to Active Delay)	М	۸in	2	ns
t <sub>CHQZ</sub>	t <sub>off</sub>	CLK to Inactive (Active to Float Delay)	М	/lax	28	ns
tavch t <sub>DVCH</sub>	t <sub>su</sub>	Input Set-up Time <sup>(2)</sup>	М	۸in	7	ns
t <sub>CHAX</sub> t <sub>CHDX</sub>	t <sub>h</sub>	Input Hold Time <sup>(2)</sup>	М	۸in	0	ns

Table 22. AC Signal Timing Characteristics (LPC Interface)

Note: 1. The timing measurements for Active/Float transitions are defined when the current through the pin equals the leakage current specification.

2. Applies to all inputs except CLK.





#### Table 23. Program and Erase Times

Parameter	Interface	Test Condition	Min	Тур <sup>(1)</sup>	Max	Unit
Byte Program				10	200	μs
Quadruple Byte Program	A/A Mux	V <sub>PP</sub> = 12V ± 5%		10	200	μs
Chip Erase	A/A Mux	V <sub>PP</sub> = 12V ± 5%		3		sec
Block Program (64 KBytes)	A/A Mux	V <sub>PP</sub> = 12V ± 5%		0.1 <sup>(2)</sup>	5	sec
block i fogram (04 RBytes)		$V_{PP} = V_{CC}$		0.4	5	sec
Block Erase (64 KBytes)		V <sub>PP</sub> = 12V ± 5%		0.75	8	sec
BIOCK LIASE (04 RDyles)		$V_{PP} = V_{CC}$		1	10	sec
Program/Erase Suspend to Program pause <sup>(3)</sup>					5	μs
Program/Erase Suspend to Block Erase pause <sup>(3)</sup>					30	μs

Note: 1. T<sub>A</sub> = 25°C, V<sub>CC</sub> = 3.3V 2. This time is obtained executing the Quadruple Byte Program Command. 3. Sampled only, not 100% tested.


#### **Table 24. Reset AC Characteristics**

Symbol	Parameter	Test Condition		Value	Unit
<b>t</b> PLPH	RP or INIT Reset Pulse Width		Min	100	ns
t <sub>PLRH</sub> RP or INIT Low to Reset		Program/Erase Inactive	Max	100	ns
<sup>t</sup> PLRH	KF OF INIT LOW TO Reset	Program/Erase Active	Max	30	μs
	RP or INIT Slew Rate <sup>(1)</sup>	Rising edge only	Min	50	mV/ns
<b>t</b> PHFL	RP or INIT High to LFRAME Low	LPC Interface only	Min	30	μs
t <sub>PHWL</sub> t <sub>PHGL</sub>	RP High to Write Enable or Output Enable Low	A/A Mux Interface only	Min	50	μs

Note: 1. See Chapter 4 of the PCI Specification.



# Figure 11. Reset AC Waveforms






Symbol	Parameter	Test Condition		Value	Unit	
t <sub>AVAV</sub>	Read Cycle Time		Min	250	ns	
tAVCL	Row Address Valid to $R\overline{C}$ Low	Min	50	ns		
t <sub>CLAX</sub>	RC Low to Row Address Transition	Iress Transition Min				
t <sub>AVCH</sub>	Column Address Valid to $R\overline{C}$ high	C high Min		50	ns	
tCHAX	RC High to Column Address Transition		Min	50	ns	
t <sub>CHQV</sub> <sup>(1)</sup>	RC High to Output Valid	ſ	Max	150	ns	
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid	1	Max	50	ns	
t <sub>PHAV</sub>	RP High to Row Address Valid		Min	1	μs	
tGLQX	Output Enable Low to Output Transition		Min	0	ns	
tGHQZ	Output Enable High to Output Hi-Z	1	Max	50	ns	
t <sub>GHQX</sub>	Output Hold from Output Enable High	ligh Min O			ns	

Table 25. Read AC Characteristics (A/A Mux Interface)

Note: 1.  $\overline{G}$  may be delayed up to  $t_{CHQV} - t_{GLQV}$  after the rising edge of R $\overline{C}$  without impact on  $t_{CHQV}$ .






Symbol	Parameter	Test Condition	Value	Unit
twLwH	Write Enable Low to Write Enable High	Min	100	ns
t <sub>DVWH</sub>	Data Valid to Write Enable High	Min	50	ns
t <sub>WHDX</sub>	Write Enable High to Data Transition	Min	5	ns
t <sub>AVCL</sub>	Row Address Valid to RC Low	Min	50	ns
t <sub>CLAX</sub>	RC Low to Row Address Transition	Min	50	ns
tAVCH	Column Address Valid to RC High	Min	50	ns
t <sub>CHAX</sub>	RC High to Column Address Transition	Min	50	ns
twhwL	Write Enable High to Write Enable Low	Min	100	ns
t <sub>CHWH</sub>	RC High to Write Enable High	Min	50	ns
t <sub>VPHWH</sub> <sup>(1)</sup>	V <sub>PP</sub> High to Write Enable High	Min	100	ns
twhgl	Write Enable High to Output Enable Low	Min	30	ns
twhrl	Write Enable High to RB Low	Min	0	ns
t <sub>QVVPL</sub> <sup>(1,2)</sup>	Output Valid, RB High to VPP Low	Min	0	ns

Table 26. Write AC Characteristics (A/A Mux Interface)

57


Note: 1. Sampled only, not 100% tested. 2. Applicable if V<sub>PP</sub> is seen as a logic input (V<sub>PP</sub> < 3.6V).





29/39






Note: 1. A Status check of b1 (Protected Block), b3 (V<sub>PP</sub> invalid) and b4 (Program Error) can be made after each Program operation by following the correct command sequence.

57

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.




#### Figure 15. Quadruple Byte Program Flowchart and Pseudo Code (A/A Mux Interface Only)

Note: 1. A Status check of b3 (V<sub>PP</sub> invalid) and b4 (Program Error) can be made after each Program operation by following the correct command sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.


3. Address 1, Address 2, Address 3 and Address 4 must be consecutive addresses differing only for address bits A0 and A1.

57



57


## Figure 16. Program Suspend and Resume Flowchart, and Pseudo Code




# Figure 17. Chip Erase Flowchart and Pseudo Code (A/A Mux Interface Only)


Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

57




#### Figure 18. Block Erase Flowchart and Pseudo Code





## Figure 19. Erase Suspend and Resume Flowchart, and Pseudo Code

# PACKAGE MECHANICAL



## PLCC32 – 32 lead Plastic Leaded Chip Carrier, Package Outline

Note: Drawing is not to scale.

# PLCC32 – 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Cumula al		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А		3.18	3.56		0.125	0.140
A1		1.53	2.41		0.060	0.095
A2		0.38	_		0.015	-
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
CP			0.10			0.004
D		12.32	12.57		0.485	0.495
D1		11.35	11.51		0.447	0.453
D2		4.78	5.66		0.188	0.223
D3	7.62	_	-	0.300	-	-
E		14.86	15.11		0.585	0.595
E1		13.89	14.05		0.547	0.553
E2		6.05	6.93		0.238	0.273
E3	10.16	-	-	0.400	-	-
е	1.27	_	_	0.050	-	-
F		0.00	0.13		0.000	0.005
Ν		32	•		32	•
R	0.89	_	-	0.035	_	-

#### PART NUMBERING

## Table 27. Ordering Information Scheme

Example:	M50LPW002	K 1 T 
Device Type		
M50		
Architecture		
LP = Low Pin Count Interface		
Operating Voltage		
W = 3.0 to 3.6V	<u>_</u>	
Device Function		
002 = 2 Mbit (256Kb x8), Boot Block		
Package		
K = PLCC32		
Temperature Range		
1 = 0 to 70 °C		
5 = -20 to 85°C		
Option		

T = Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to 1. For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

## **REVISION HISTORY**

## Table 28. Document Revision History

Date	Version	Revision Details	
14-Dec-2001	-01	ocument released	
22-Jan-2002	-02	Details of Chip Erase command added	
01-Mar-2002	-03	FU pins must be left disconnected	
12-Mar-2002	-04	Specification of PLCC32 package mechanical data revised	
31-May-2002	-05	ocument promoted from Product Preview to Preliminary Data	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -

India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com