Preliminary Notice: This is not final specification. Some parametric limits are subject to change.

Renesas LSIs M5M5V5A36GP-75,85

18874368-BIT(524288-WORD BY 36-BIT) Flow-Through NETWORK SRAM

FEATURES

- Flow-Through Read mode, Single Late Write mode
- Fast access time: 7.5 ns and 8.5 ns
- Single 3.3V -5% and +5% power supply VDD
- Separate VDDQ for 3.3V or 2.5V I/O
- Individual byte write (BWa# BWd#) controls may be tied LOW
- Single Read/Write control pin (W#)
- CKE# pin to enable clock and suspend operations
- · Internally self-timed, registers outputs eliminate the need to control G#
- Snooze mode (ZZ) for power down
- Three chip enables for simple depth expansion

Package

100pin TQFP

APPLICATION

High-end networking products that require high bandwidth, such as switches and routers.

FUNCTION

Synchronous circuitry allows for precise cycle control triggered by a positive edge clock transition.


Synchronous signals include : all Addresses, all Data Inputs, all Chip Enables (E1#, E2, E3#), Address Advance/Load (ADV), Clock Enable (CKE#), Byte Write Enables (BWa#, BWb#, BWc#, BWd#) and Read/Write (W#).

Write operations are controlled by the four Byte Write Enables (BWa# - BWd#) and Read/Write(W#) inputs. All writes are conducted with on-chip synchronous self-timed write circuitry.

Asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ).

The HIGH input of ZZ pin puts the SRAM in the power-down state.

All read, write and deselect cycles are initiated by the ADV LOW input. Subsequent burst address can be internally generated as controlled by the ADV HIGH input.




PART NAME TABLE

Part Name	Access	Cycle	Active Current (max.)	Standby Current (max.)
M5M5V5A36GP-75	7.5ns	8.5ns	280mA	30mA
M5M5V5A36GP-85	8.5ns	10ns	260mA	30mA



PIN CONFIGURATION(TOP VIEW)


100pin TQFP



Note1. MCH means "Must Connect High". MCH should be connected to HIGH. Note2. MCL means "Must Connect Low". MCL should be connected to LOW.



BLOCK DIAGRAM



Note3. The BLOCK DIAGRAM illustrates simplified device operation. See TRUTH TABLE, PIN FUNCTION and timing diagrams for detailed information.




PIN FUNCTION	<u>'IN FUNCTION</u>							
Pin	Name	Function						
A0~A18	Synchronous Address Inputs	These inputs are registered and must meet the setup and hold times around the rising edge of CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.						
BWa#, BWb#, BWc#, BWd#	Synchronous Byte Write Enables	These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc# controls DQc, DQPc pins; BWd# controls DQd, DQPd pins.						
CLK	Clock Input	This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.						
E1#	Synchronous Chip Enable	This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW).						
E2	Synchronous Chip Enable	This active High input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.						
E3#	Synchronous Chip Enable	This active Low input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.						
G#	Output Enable	This active LOW asynchronous input enable the data I/O output drivers.						
ADV	Synchronous Address Advance/Load	When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge.						
CKE#	Synchronous Clock Enable	This active LOW input permits CLK to propagate throughout the device. When HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.						
LBO#	Burst Mode Control	This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input leak current to this pin.						
ZZ	Snooze Enable	This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. When this pin is LOW or NC, the SRAM normally operates.						
W#	Synchronous Read/Write	This active input determines the cycle type when ADV is LOW. This is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW.						
DQa,DQPa,DQb,DQPb DQc,DQPc,DQd,DQPd	Synchronous Data I/O	Byte "a" is DQa , DQPa pins; Byte "b" is DQb, DQPb pins; Byte "c" is DQc, DQPc pins; Byte "d" is DQd,DQPd pins. Input data must meet setup and hold times around CLK rising edge.						
Vdd	Vdd	Core Power Supply						
Vss	Vss	Core Ground						
Vddq	Vddq	I/O buffer Power supply						
Vssq	Vssq	I/O buffer Ground						
МСН	Must Connect High	These pins should be connected to HIGH						
MCL	Must Connect Low	These pins should be connected to LOW						
NC	No Connect	These pins are not internally connected and may be connected to ground.						





Read Operations Flow-Through Read


Read operation is initiated when the following conditions are satisfied at the rising edge of clock: All three chip enables (E1#, E2 and E3#) are active, the write enable input signal (W#) is deasserted high, and ADV is asserted low.




Single Late Write Write Operation

Write operation occurs when the following conditions are satisfied at the rising edge of clock: All three chip enables (E1#, E2 and E3#) are active, the write enable input signal (W#) is asserted low, and ADV is asserted low.

In Single Late Write the RAM requires Data in one rising clock edge later than the edge used to load Address and Control.







Single Late Write with Flow-Through Read



DC OPERATED TRUTH TABLE

Name	Input Status	Operation
LBO#	HIGH or NC	Interleaved Burst Sequence
	LOW	Linear Burst Sequence

Note4. LBO# is DC operated pin. Note5. NC means No Connection.

Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.

BURST SEQUENCE TABLE

Interleaved Burst Sequence (when LBO# = HIGH or NC)

Operation	A18~A2		A1,A0				
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1		
Second access(first burst address)	latched A18~A2	0,1	0,0	1,1	1,0		
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1		
Fourth access(third burst address)	latched A18~A2	1 , 1	1,0	0,1	0,0		

Linear Burst Sequence

Operation	A18~A2		A1,A0		
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A18~A2	0,1	1,0	1,1	0,0
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A18~A2	1 , 1	0,0	0,1	1,0

Note7. The burst sequence wraps around to its initial state upon completion.

TRUTH TABLE


E1#	E2	E3#	zz	ADV	W#	BWx#	G#	CKE#	CLK	DQ	Address used	Operation
Н	Х	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	L	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Н	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Х	L	Н	Х	Х	Х	L	L->H	High-Z	None	Continue Deselect Cycle
L	Н	L	L	L	Н	Х	L	L	L->H	Q	External	Read Cycle, Begin Burst
Х	Х	Х	L	Н	Х	Х	L	L	L->H	Q	Next	Read Cycle, Continue Burst
L	Н	L	L	L	Н	Х	Н	L	L->H	High-Z	External	NOP/Dummy Read, Begin Burst
Х	Х	Х	L	Н	Х	Х	Н	L	L->H	High-Z	Next	Dummy Read, Continue Burst
L	Н	L	L	L	L	L	Х	L	L->H	D	External	Write Cycle, Begin Burst
Х	Х	Х	L	Н	Х	L	Х	L	L->H	D	Next	Write Cycle, Continue Burst
L	Н	L	L	L	L	Н	Х	L	L->H	High-Z	None	NOP/Write Abort, Begin Burst
Х	Х	Х	L	Н	Х	Н	Х	L	L->H	High-Z	Next	Write Abort, Continue Burst
Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-	Current	Ignore Clock edge, Stall
Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	None	Snooze Mode

Note8. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL. Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more Synchronous Byte Write Enables are LOW.

Note10. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.



STATE DIAGRAM



Note11. The notation "x , x , x" controlling the state transitions above indicate the state of inputs E, ADV and W# respectively. Note12. If (E1# = L and E2 = H and E3# = L) then E="T" else E="F". Note13. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL; "T" = input "true"; "F" = input "false".



WRITE TRUTH TABLE

W#	BWa#	BWb#	BWc#	BWd#	Function
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Note14. "H" = input VIH; "L" = input VIL; "X" = input VIH or VIL.

Note15. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Power Supply Voltage		-1.0*~4.6	V
Vddq	I/O Buffer Power Supply Voltage	With respect to Vice	-1.0*~4.6	V
VI	Input Voltage	With respect to Vss	-1.0~VDDQ+1.0**	V
Vo	Output Voltage	-	-1.0~VDDQ+1.0**	V
PD	Maximum Power Dissipation (VDD)		1180	mW
TOPR	Operating Temperature		0~70	°C
TSTG(bias)	Storage Temperature(bias)		-10~85	°C
TSTG	Storage Temperature		-65~150	°C

Note16.* This is −1.0V when pulse width≤2ns, and −0.5V in case of DC.

** This is -1.0V~VDDQ+1.0V when pulse width≤2ns, and -0.5V~VDDQ+0.5V in case of DC.

CAPACITANCE

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
CI	Input Capacitance	VI=GND, VI=25mVrms, f=1MHz			6	pF
Со	Input / Output(DQ) Capacitance	Vo=GND, Vo=25mVrms, f=1MHz			8	pF
Note10 This	narameter is sampled					

Note19. This parameter is sampled.

THERMAL RESISTANCE

4-Layer PC board mounted (70x70x1.6mmT)

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	Unit
θја	Thermal Resistance Junction Ambient	Air velocity=0m/sec		28		°C/W
		Air velocity=2m/sec		20		°C/W
θJC	Thermal Resistance Junction to Case			6.6		°C/W

Note20. This parameter is sampled.



DC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=3.135~3.465V, unless otherwise noted) Limits **Symbol** Parameter Condition Unit Min Max Vdd 3.135 3.465 Power Supply Voltage V VDDQ = 3.3V3.135 3.465 VDDQ V I/O Buffer Power Supply Voltage VDDQ = 2.5V2.375 2.625 VDDQ = 3.135~3.465V 2.0 Vн VDDQ+0.3* V High-level Input Voltage VDDQ = 2.375~2.625V 1.7 VDDQ = 3.135~3.465V 0.8 VIL -0.3* V Low-level Input Voltage VDDQ = 2.375~2.625V 0.7 Vон High-level Output Voltage Іон = -2.0mA VDDQ-0.4 V VOL Low-level Output Voltage IOL = 2.0 mA0.4 V Input Current except ZZ and LBO# $VI = 0V \sim VDDQ$ 10 ΙLI Input Current of LBO# $VI = 0V \sim VDDQ$ 100 μA Input Current of ZZ $VI = 0V \sim VDDQ$ 100 **I**LO Off-state Output Current VI (G#) \geq VIH, VO = 0V ~ VDDQ 10 μA Device selected; -75(Cycle time=8.5ns) 280 Output Open ICC1 Power Supply Current : Operating mΑ VI≤VIL or VI≥VIH 260 -85(Cycle time=10ns) ZZ≤VIL Device 90 -75(Cycle time=8.5ns) deselected ICC2 Power Supply Current : Deselected VI≤VIL or VI≥VIH mΑ -85(Cycle time=10ns) 80 ZZ≤VIL Device deselected; Output Open CMOS Standby Current **I**СС3 30 VI≤VSS+0.2V or VI≥VDDQ-0.2V mΑ (CLK stopped standby mode) CLK frequency=0Hz, All inputs static Snooze mode ICC4 Snooze Mode Standby Current 30 mΑ ZZ>VDDQ-0.2V Device selected; -75(Cycle time=8.5ns) 80 Output Open ICC5 Stall Current CKE#≥VIH mΑ VI≤Vss+0.2V or -85(Cycle time=10ns) 70 VI≥VDDQ-0.2V

Note17.*VILmin is -1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).


Note18."Device Deselected" means device is in power-down mode as defined in the truth table.



Renesas LSIs M5M5V5A36GP-75,85

18874368-BIT(524288-WORD BY 36-BIT) Flow-Through NETWORK SRAM

<u>AC ELECTRICAL CHARACTERISTICS</u> (Ta=0~70°C, VDD=3.135~3.465V, unless otherwise noted) (1)MEASUREMENT CONDITION



- Note21.Valid Delay Measurement is made from the VDDQ/2 on the input waveform to the VDDQ/2 on the output waveform. Input waveform should have a slew rate of faster than or equal to 1V/ns.
- Note22.Tri-state toff measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final Value VDDQ/2.

Note:the initial value is not VOL or VOH as specified in DC ELECTRICAL CHARACTERISTICS table.

Note23. Tri-state ton measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial Value VDDQ/2 to its final Value.

- Note:the final value is not Vo∟ or Voн as specified in DC ELECTRICAL CHARACTERISTICS table.
- Note24.Clocks,Data,Address and control signals will be tested with a minimum input slew rate of faster than or equal to 1V/ns.



Renesas LSIs M5M5V5A36GP-75,85

18874368-BIT(524288-WORD BY 36-BIT) Flow-Through NETWORK SRAM

Limits -75 -85 Unit Symbol Parameter Min Max Min Max Clock tкнкн Clock Cycle time 8.5 10 ns 3.0 **tKHKL** Clock HIGH time 2.8 ns Clock LOW time 2.8 3.0 **t**KLKH ns Output times **t**KHQV Clock HIGH to output valid 7.5 8.5 ns **t**KHQX Clock HIGH to output invalid 2.5 2.5 ns Clock HIGH to output in LOW-Z 2.5 2.5 tKHQX1 ns 4.0 5.0 **t**KHQZ Clock HIGH to output in High-Z ns tGLQV G# to output valid 3.5 4.0 ns 0.0 0.0 tGLQX1 G# to output in Low-Z ns tGHQZ G# to output in High-Z 3.5 4.0 ns Setup times **t**AVKH Address valid to clock HIGH 2.0 2.0 ns 2.0 tckeVKH CKE# valid to clock HIGH 2.0 ns 2.0 tadvVKH ADV valid to clock HIGH 2.0 ns tw∨ĸн Write valid to clock HIGH 2.0 2.0 ns **t**BVKH Byte write valid to clock HIGH (BWa#~BWd#) 2.0 2.0 ns **t**EVKH Enable valid to clock HIGH (E1#,E2,E3#) 2.0 2.0 ns Data In valid to clock HIGH 2.0 2.0 **t**DVKH ns Hold times **t**KHAX Clock HIGH to Address don't care 0.5 0.5 ns 0.5 0.5 **t**KHckeX Clock HIGH to CKE# don't care ns **t**KHadvX Clock HIGH to ADV don't care 0.5 0.5 ns **t**KHWX Clock HIGH to Write don't care 0.5 0.5 ns tкнвх Clock HIGH to Byte Write don't care (BWa#~BWb#) 0.5 0.5 ns **t**KHEX Clock HIGH to Enable don't care (E1#,E2,E3#) 0.5 0.5 ns **t**KHDX Clock HIGH to Data In don't care 0.5 0.5 ns ΖZ tzzs ZZ standby 2*tкнкн 2*tkhkh ns

(2)TIMING CHARACTERISTICS

Note25.All parameter except tzzs, tzzREC in this table are measured on condition that ZZ=LOW fix.

Note26.Test conditions is specified with the output loading shown in Fig.1 unless otherwise noted.

Note27. tKHQX1, tKHQZ, tGLQX1, tGHQZ are sampled.

ZZ recovery

Note28.LBO# is static and must not change during normal operation.




2*tкнкн

ns

2*tкнкн

tZZREC

(3)READ TIMING




Note29.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note30. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note31.ZZ is fixed LOW.



Renesas LSIs M5M5V5A36GP-75,85 18874368-BIT(524288-WORD BY 36-BIT) Flow-Through NETWORK SRAM

(4)WRITE TIMING




Note32.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note33. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note34.ZZ is fixed LOW.



Renesas LSIs M5M5V5A36GP-75,85 18874368-BIT(524288-WORD BY 36-BIT) Flow-Through NETWORK SRAM


(5)READ/WRITE TIMING



Note35.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note36. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note37.ZZ is fixed LOW.




(6)SNOOZE MODE TIMING





PACKAGE OUTLINE

Plastic 100pin 14x20 mm body



Note38. Dimensions *1 and *2 don't include mold flash. Note39 Dimension *3 doesn't include trim off set. Note40.All dimensions in millimeters.



REVISION HISTORY

Rev. No.	History	Date	
0.0	First revision	November 20, 2002	Preliminary
0.1	DC ELECTRICAL CHARACTERISTICS Changed ILI limit from 10uA to 100uA (Input Leakage Current of ZZ and LBO#) Changed Icc3 and Icc4 limit from 20mA to 30mA (Standby Current)	January 31, 2003	Preliminary
1.0	The semiconductor operations of HITACHI and MITSUBISHI Electric were transferred to RENESAS Technology Corporation on April 1st 2003.	August 1, 2003	Preliminary



RenesasTechnologyCorp.

Nippon Bldg.,6-2,Oteamchi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflamm material or (iii) prevention against any malfunction or mishap. miconductors may lead to

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- Kenesas lechnology Corporation assumes no responsibility for any damage, or infringement of any third-partys rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product information before purchasing a product listed herein.
 The information described here may contain use on technical inaccuracies or typographical errors.
 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corporation semance, including the Renesas Technology Corporation semance, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or any damage, liability or the lass resulting from the information contained in these materials.
 Please contact Renesas Technology Corporation assumes no responsibility for any damage, liability or any damage, liability or other loss resulting from the information contained in these making a final decision on the applicability of the information and products. Renesas Technology Corporation semiconductors are not designed for use in a device or system that is used under circumstances in which human file is potentially at stake. Please contact Renesas Technol

REJ03C0073 © 2003 Renesas Technology Corp. New publication, effective August 2003. Specifications subject to change without notice.

