Designer's™ Data Sheet

TMOS E-FET™


Power Field Effect Transistor TO-247 with Isolated Mounting Hole

N-Channel Enhancement-Mode Silicon Gate

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage—blocking capability without degrading performance over time. In addition, this advanced TMOS E—FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Isolated Mounting Hole Reduces Mounting Hardware







TMOS POWER FET 8.0 AMPERES 600 VOLTS RDS(on) = 0.55 OHM



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	600	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 M Ω)	V _{DGR}	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D	8.0 6.4 24	Adc Apk
Total Power Dissipation Derate above 25°C	PD	180 1.43	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 100 \text{ Vdc}$, $V_{GS} = 10 \text{ Vdc}$, $I_L = 24 \text{ Apk}$, $L = 3.0 \text{ mH}$, $R_G = 25 \Omega$)	EAS	864	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.70 40	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T∟	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 4



MTW8N60E

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Ch	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			_		_	
Drain–Source Breakdown Voltage (VGS = 0 Vdc, I_D = 250 μ Adc) Temperature Coefficient (Positiv		V(BR)DSS	600 —	— 695	_	Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 600 Vdc, VGS = 0 Vdc) (VDS = 600 Vdc, VGS = 0 Vdc,	T _J = 125°C)	I _{DSS}		_ _	10 100	μAdc
Gate–Body Leakage Current ($V_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0$)		IGSS	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negati	ve)	VGS(th)	2.0 —	3.0 7.0	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistan	ce (V _{GS} = 10 Vdc, I _D = 4.0 Adc)	R _{DS(on)}	_	0.46	0.55	Ohm
Drain-Source On-Voltage ($V_{GS} = (I_D = 8.0 \text{ Adc})$ ($I_D = 4.0 \text{ Adc}$, $T_J = 125^{\circ}C$)	: 10 Vdc)	V _{DS(on)}		3.2	4.8 4.6	Vdc
Forward Transconductance (V _{DS}	= 15 Vdc, I _D = 4.0 Adc)	9FS	4.0	8.5	_	mhos
DYNAMIC CHARACTERISTICS				•		•
Input Capacitance		C _{iss}	_	2480	3470	346
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss	_	247	346	
Reverse Transfer Capacitance]	C _{rss}	_	56	120	
SWITCHING CHARACTERISTICS	(2)				_	
Turn-On Delay Time		t _{d(on)}		23.6	50	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_{D} = 8.0 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}, \\ R_{G} = 9.1 \Omega)$	t _r	_	37.6	70	
Turn-Off Delay Time		t _d (off)		80	170	
Fall Time		t _f	_	48	95	
Gate Charge (See Figure 8)		Q _T		67	100	nC
	$(V_{DS} = 300 \text{ Vdc}, I_{D} = 8.0 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$	Q ₁	_	17	_	
	VGS = 10 Vd0)	Q ₂		26		
		Q_3	_	27	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On–Voltage (1)	$(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}	_	0.829 0.71	1.1 —	Vdc
Reverse Recovery Time (See Figure 14)		t _{rr}	_	381	_	ns
	$(I_S = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t _a	_	225	_	
	dlg/dt = 100 A/μs)	t _b	_	156	_	
Reverse Recovery Stored Charge		Q _{RR}	_	4.61	_	μС
NTERNAL PACKAGE INDUCTAN	CE					
Internal Drain Inductance (Measured from the drain lead 0	0.25" from package to center of die)	LD	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	13	_	nH

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(2) Switching characteristics are independent of operating junction temperature.