


OR62 is a 6-input OR gate with 2x drive strength.

**Truth Table**

A	B	C	D	E	F	Q
L	L	L	L	L	L	L
H	X	X	X	X	X	H
X	H	X	X	X	X	H
X	X	H	X	X	X	H
X	X	X	H	X	X	H
X	X	X	X	H	X	H
X	X	X	X	X	H	H



**Capacitance**

	Ci (pF)
A	0.046
B	0.043
C	0.046
D	0.046
E	0.043
F	0.048

**Area**

1.08 mils<sup>2</sup>

**Power**

4.45 μW/MHz

Delay [ns] = tpd.. = f(SL, L)

with SL = Input Slope [ns] ; L = Output Load [pF]

Output Slope [ns] = op\_sl.. = f(L)

with L = Output Load [pF]

AC Characteristics : Tj = 25°C VDD = 3.3V Typical Process

**AC Characteristics**

Characteristics	Symbol	SL = 0.1			SL = 2.0		
		L = 0.2	L = 1.4	L = 2.0	L = 0.2	L = 1.4	L = 2.0
Delay A to Q	tpdar	0.62	1.97	2.69	0.85	2.20	2.86
	tpdaf	0.52	1.48	1.99	0.75	1.71	2.20
Delay B to Q	tpdbr	0.67	2.06	2.76	0.96	2.33	2.97
	tpdbf	0.60	1.57	2.06	0.73	1.70	2.19
Delay C to Q	tpdcr	0.77	2.11	2.83	1.03	2.43	3.04
	tpdcf	0.62	1.58	2.08	0.70	1.67	2.15
Delay D to Q	tpddr	0.61	1.97	2.66	0.84	2.19	2.86
	tpddf	0.56	1.54	2.05	0.78	1.78	2.28
Delay E to Q	tpder	0.66	2.02	2.78	0.95	2.31	2.95
	tpdef	0.64	1.63	2.09	0.78	1.78	2.28
Delay F to Q	tpdfr	0.73	2.08	2.80	1.01	2.41	3.03
	tpdff	0.66	1.65	2.12	0.74	1.74	2.23
Output Slope A to Q	op_slar	0.98	4.95	7.16	0.98	5.07	7.00
	op_slaf	0.71	3.55	5.00	0.68	3.53	4.90
Output Slope B to Q	op_slbr	1.01	5.08	7.12	1.00	5.00	6.98
	op_slbf	0.71	3.58	4.93	0.70	3.52	4.91

Characteristics	Symbol	SL = 0.1			SL = 2.0		
		L = 0.2	L = 1.4	L = 2.0	L = 0.2	L = 1.4	L = 2.0
Output Slope C to Q	op_slcr	1.02	5.06	6.95	1.02	5.05	6.87
	op_slcf	0.71	3.55	4.91	0.70	3.51	4.90
Output Slope D to Q	op_sldr	0.97	5.28	7.40	0.92	5.27	7.50
	op_slfd	0.75	3.56	5.02	0.73	3.60	4.95
Output Slope E to Q	op_sler	0.98	5.25	7.33	0.96	5.15	7.50
	op_slef	0.73	3.50	4.83	0.76	3.60	4.96
Output Slope F to Q	op_slfr	0.98	5.25	7.50	0.98	5.18	7.51
	op_slff	0.73	3.53	4.83	0.75	3.60	4.93