

STSJ2NM60

N-CHANNEL 600V - 2.8Ω - 2A PowerSO-8 Zener-Protected MDmesh™ POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STSJ2NM60	600 V	< 3.2 Ω	2 A


- TYPICAL $R_{DS}(on) = 2.8 \Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- IMPROVED ESD CAPABILITY
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTORING YIELDS




The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar completition's products.



The MDmesh[™] family is very suitable for increase the power density of high voltage converters allowing system miniaturization and higher efficiencies.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	600	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C Drain Current (continuous) at T _A = 25°C (1) Drain Current (continuous) at T _C = 100°C	2 0.37 1.26	A A A
I _{DM} (2)	Drain Current (pulsed)	8	А
P _{TOT} P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$ Total Dissipation at $T_A = 25^{\circ}C$ (1)	70 3	W W
	Derating Factor (1)	0.02	W/°C
dv/dt (3)	Peak Diode Recovery voltage slope	15	V/ns
T _{stg}	Storage Temperature	- 65 to 150	°C
Tj	Max. Operating Junction Temperature	- 65 to 150	

August 2002 1/8

STSJ2NM60

THERMAL DATA

Rthj-c	Thermal Resistance Junction-case Max	1.78	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max (1)	42	°C/W
Tj	Max. Operating Junction Temperature	150	°C
T _{stg}	Storage Temperature	- 65 to 150	°C

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating			1	μΑ
	Drain Garroni (VGS = 0)	$V_{DS} = Max Rating, T_C = 125 °C$			10	μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±5	μΑ

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V, I _D = 1 A		2.8	3.2	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (4)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 2 \text{ A}$		1.4		S
C _{iss}	Input Capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz, } V_{GS} = 0$		160		pF
C_{oss}	Output Capacitance			67		pF
C_{rss}	Reverse Transfer Capacitance			4		pF
R_{G}	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		3.5		Ω

2/8

ELECTRICAL CHARACTERISTICS (CONTINUED)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 300 V, I _D = 1 A		13		ns
t _r	Rise Time	$R_G = 4.7\Omega V_{GS} = 10 V$ (see test circuit, Figure 3)		8		ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 480 V, I _D = 2 A, V _{GS} = 10 V		6 1.8 3.3	8.4	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$\begin{array}{c} t_{r(\text{Voff})} \\ t_{f} \\ t_{c} \end{array}$	Off-Voltage Rise Time Fall Time Cross-Over Time	$\begin{split} V_{DD} &= 480 \text{ V, } I_D = 2 \text{ A,} \\ R_G &= 4.7\Omega, V_{GS} = 10 \text{ V} \\ \text{(see test circuit, Figure 3)} \end{split}$		12 25 30		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				2	Α
I _{SDM} (2)	Source-drain Current (pulsed)				8	Α
V _{SD} (4)	Forward On Voltage	I _{SD} = 2 A, V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 2, di/dt = 100A/µs, V_{DD} = 100 V, T_j = 25°C (see test circuit, Figure 5)		516 516 2		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 2, di/dt = 100A/µs, V_{DD} = 100 V, T_j = 150°C (see test circuit, Figure 5)		808 890 2.2		ns nC A

Note: 1. When mounted on 1inch² FR4 Board, 2oz of Cu, $t \le 10$ sec.

- Pulse width limited by safe operating area
- 3. I_{SD} <3.3A, di/dt<400A/ μ s, V_{DD} < $V_{(BR)DSS}$, T_{J} < T_{JMAX}
- 4. Pulsed: Pulse duration = 400 μs, duty cycle 1.5 %


GATE-SOURCE ZENER DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Output Characteristics







Gate Charge vs Gate-source Voltage




Transfer Characteristics



Static Drain-source On Resistance




Capacitance Variations




4/8


Normalized Gate Thereshold Voltage vs Temp.



Source-drain Diode Forward Characteristics



Normalized On Resistance vs Temperature



Normalized BVDSS vs. Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/8

PowerSO-8™ MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45°	(typ.)		
D	4.8		5.0	0.188		0.196
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
e4		2.79			0.110	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S			8° (r	max.)	<u>'</u>	1



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

477°