TOSHIBA CMOS Digital Integrated Circuits Silicon Monolithic

T6L37A

Source Driver for TFT LCD Panels

The T6L37A is a 64 gray-level and 300/309-channel-output source driver for TFT LCD panels. To meet the need for large-sized LCD panels, it allows a maximum operating frequency of 55 MHz. The device accepts 6-bit digital data inputs, which combined with the internal DA converter and 11 external power supplies allows display of up to 260,000 colors.

Based on high-speed CMOS, the T6L37A offers both low power consumption and high-speed operation. The T6L37A allows configuration of an XGA-or SVGA-compatible, high-performance TFT LCD module.

Features

- Grayscale data : 18-bit digital (3 outputs × 6 bits) parallel transfer method, selectable write direction. : 300/309 outputs, 64 gray levels, DAC system, reference analog voltage
- Panel drive outputs
- Fast operation

Package

•


- Power supply voltage
- : -20 to $75^{\circ}\mathrm{C}$ Operating temperature
 - : Tape carrier package (TCP)

: Max. 55 MHz

Cascading multiple devices

	ι	Unit : mm						
T6L37A	USER AR	EA PITCH						
TOLSTA	IN	OUT						
Please contact Toshiba or an authorized Toshiba for the latest TCP specification and product lineup.								
specification and	product lir							

Block Diagram



Pin Assignment

D1	42		
D2	43		
D3	44	41	AVSS
D4	45	40	AVDD
D5	46	39	V9
D6	47	38	V7
D7	48	37	V5
D8	49	36	V3 V3
D9	50	35	V3 V1
D10	51	34	DF1
		33	DE1
Í		33 32	DD1
		31	DC1
i		30	DB1
i		29	DA1
		29 28	DF2
i			
i		27	DE2
i		26	DD2
i		25	DC2
i		24	DB2
i		23	DA2
į	T6L37A	22	DI/O
i	(CHIP TOP VIEW)	21	DVSS
į		20	MODE
i		19	СРН
į		18	DVDD
i		17	DO/I
i		16	LOAD
i i		15	DF3
Ì		14	DE3
Í		13	DD3
Ì		12	DC3
Ì		11	DB3
		10	DA3
		9	U/D
D300	341	8	V0
D301	342	7	V2
D302	343	6	V4
D303	344	5	V6
D304	345	4	V8
D305	346	3	V10
D306	347	2	AVDD
D307	348	1	AVSS
D308	349		
D309	350		
2005			

The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributor for the latest TCP specification.

Pin Function

Pin Name	I/O			Function						
		Data transfer enable pin These pins, become active at the high signal, initiated the transferred data into the samp register of the device. One is configured as an input and the other is configured as an output of which directions determined by U/D as shown below.								
			U/D	DI/O	DO/I					
DI/O	I/O		Н	Input	Output					
DO/I	1/0		L	Output	Input					
		When the interna data is latched ir When set for output The pin is used to	al circuit is in standby a sequentially, startin	the internal logic syr state, the device is r g at the next rise of C signal to the T6L37A putting a high.	eady to transfer data PH.	. The grayscale				
U/D	I	transferred sync When U/D is When U/D is	the direction in whic hronously with each high, data is transfe low, the direction is	h the data is transferr rising edge of CPH in rred in the order D1 t reversed to give D30 be a DC-level voltage	one of the following o D3, D4 to D6, D7 to 7 to D309, D304 to D	sequences: 5 D9, 0306, D301 to D303,				
СРН	I	Sampling clock input	-							
DA1 to DA 3 DB1 to DB 3 DC1 to DC 3 DD1 to DD 3 DE1 to DE 3 DF1 to DF 3	I	Grayscale data bus The data inputs rising edge of Cf follows: Grayscale da $= 32 \times D$ (*) where n The rela DA1 DA2	consist of 6-bit word PH. The relationship ata Fn + 16 × DEn + 8 × = 1 to 3	for each three chann between the grayscal DDn + 4 × DCn + 2 × grayscale data and t E1, DF1D(3m-2) E2, DF2D(3m-1)	le data and the weigh : DBn + DAn	nt of each bit is as iollows:				
MODE	I	When MODE not used. (V When MODE	E = high, 300-output-		in which case D151					
LOAD	I	the Load register outputs are simu	r synchronously at th Itaneously updated.	ad input, the data is tr e rising edge of CPH onding to the data are	. All 300 or 309 LCD					
V0 to V10		Conditions : AV _{SS} < V0	sed to input the volta \leq V1 \leq V2 \leq V3 \leq V4	age used for the DAC $4 \le V5 \le V6 \le V7 \le V8$ $76 \le V5 \le V4 \le V3 \le V8$	$3 \le V9 \le V10 < AV_{DD}$					
D1 to D309	0	LCD panel drive pins	3							
AV _{DD}		Analog power supply	/ pin							
AV _{SS}		Analog GND pin This pin must be	at the same potentia	al level as the digital (GND pin.					
DV _{DD}		Digital power supply	pin.							
DV _{SS}		Digital GND pin This pin must be	at the same potentia	al level as the analog	GND pin.					

Device Operation

(1) Starting data transfer

A high input to the data transfer enable pin (DI/O or DO/I) is latched into the internal logic synchronously with the rising edge of CPH, setting the device ready to transfer data. Data transfer starts at the next rise of CPH (see Fig. 1-1 and 2-1).

This enable pin must not be held for more than one CPH period.

(2) Data transfer method

The data is latched in from the grayscale bus to the sampling register (REG1) synchronously with each rising edge of CPH.

Grayscale data for three outputs are latched into the device simultaneously in one transfer. Therefore, the data is latched in 300-output mode by performing 100 transfers, and data is latched in 309-output mode by performing 103 transfers. When the data loading is completed, the device enters a standby state.

(3) Terminating data transfer

The data transfer enable pin (DO/I or DI/O) output goes high synchronously with the rising edge of CPH one clock period before the last data is latched in. It is held high until the next rise of CPH (see Fig. 1-1 and 2-1).


The output from this pin can be connected directly as input to the data transfer enable pin (DI/O or DO/I) of the next stage LCD driver. In this way, multiple devices can be easily cascaded to drive a large screen.

(4) Panel drive output

When a high voltage supplies to the load input, the data in the sampling register (REG1) is transferred to the load register (REG2) and the device starts updating output to the LCD panel drive pins. CPH must be held at the DC level for the duration from three CPH periods after a high input to LOAD is latched in until one clock period before CPH goes high after a high on the data transfer enable pin is latched in following a 1H period (see Fig. 1-2).

(5) Reference power supply circuit

The connection between the device and the external reference power supply for Reference analog supply is configured with 7 or 8 resistors of the same specification in series (total of 64 resistor ladders).



(6) Grayscale data and output voltages

The LCD drive output voltages are determined by the grayscale values and the 11 reverence analog inputs line voltages (V0 to V10).

The three high-order data bits select a pair of reference analog voltages. Calculation of the output voltage involves multiplying a value derived from the selected reference analog values by a factor determined by the values of the three low-order bits and dividing by either seven or eight.








DF _n	DEn	DD _n	Selected Reference Voltages
0	0	0	V0 or V1 and V2
0	0	1	V2 and V3
0	1	0	V3 and V4
0	1	1	V4 and V5
1	0	0	V5 and V6
1	0	1	V6 and V7
1	1	0	V7 and V8
1	1	1	V8 and V9 or V10

• Three high-order data bits

Three low-order data bits







T6L37A


Grayscale data and output voltages

	-														Note: n = 1
Gray- scale Data	DFn	DEn	DDn	DCn	DBn	DAn	Output Voltage	Gray- scale Data	DFn	DEn	DDn	DCn	DBn	DAn	Output Voltage
00H	0	0	0	0	0	0	VO	20H	1	0	0	0	0	0	$V6+(V5-V6)\times7/8$
01H	0	0	0	0	0	1	$V2+(V1-V2)\times 6/7$	21H	1	0	0	0	0	1	$V6+(V5-V6)\times 6/8$
02H	0	0	0	0	1	0	$V2+(V1-V2)\times 5/7$	22H	1	0	0	0	1	0	$\text{V6} + (\text{V5} - \text{V6}) \times \text{5/8}$
03H	0	0	0	0	1	1	$V2+(V1-V2)\times 4/7$	23H	1	0	0	0	1	1	$\text{V6} + (\text{V5} - \text{V6}) \times \text{4/8}$
04H	0	0	0	1	0	0	$V2+(V1-V2)\times 3/7$	24H	1	0	0	1	0	0	$\text{V6}+(\text{V5}-\text{V6})\times 3\text{/8}$
05H	0	0	0	1	0	1	$V2+(V1-V2)\times 2/7$	25H	1	0	0	1	0	1	$\text{V6} + (\text{V5} - \text{V6}) \times 2\text{/8}$
06H	0	0	0	1	1	0	$V2+(V1-V2)\times 1/7$	26H	1	0	0	1	1	0	$V6+(V5-V6)\times1/8$
07H	0	0	0	1	1	1	V2	27H	1	0	0	1	1	1	V6
08H	0	0	1	0	0	0	$\text{V3}+(\text{V2}-\text{V3})\times7/8$	28H	1	0	1	0	0	0	$V7+(V6-V7)\times7/8$
09H	0	0	1	0	0	1	$\text{V3}+(\text{V2}-\text{V3})\times6/8$	29H	1	0	1	0	0	1	$\text{V7}+(\text{V6}-\text{V7})\times\text{6/8}$
0AH	0	0	1	0	1	0	$\text{V3}+(\text{V2}-\text{V3})\times5\text{/8}$	2AH	1	0	1	0	1	0	$\text{V7}+(\text{V6}-\text{V7})\times\text{5/8}$
0BH	0	0	1	0	1	1	$\text{V3}+(\text{V2}-\text{V3})\times 4/8$	2BH	1	0	1	0	1	1	$\text{V7}+(\text{V6}-\text{V7})\times 4/8$
0CH	0	0	1	1	0	0	$\text{V3}+(\text{V2}-\text{V3})\times 3\text{/8}$	2CH	1	0	1	1	0	0	$\text{V7}+(\text{V6}-\text{V7})\times3\text{/8}$
0DH	0	0	1	1	0	1	$\text{V3} + (\text{V2} - \text{V3}) \times 2\text{/8}$	2DH	1	0	1	1	0	1	$\text{V7}+(\text{V6}-\text{V7})\times 2\text{/8}$
0EH	0	0	1	1	1	0	$V3+(V2-V3)\times 1/8$	2EH	1	0	1	1	1	0	$\text{V7}+(\text{V6}-\text{V7})\times1/8$
0FH	0	0	1	1	1	1	V3	2FH	1	0	1	1	1	1	V7
10H	0	1	0	0	0	0	$V4+(V3-V4)\times 7/8$	30H	1	1	0	0	0	0	$V8+(V7-V8)\times7/8$
11H	0	1	0	0	0	1	$V4+(V3-V4)\times 6/8$	31H	1	1	0	0	0	1	$V8+(V7-V8)\times6/8$
12H	0	1	0	0	1	0	$V4+(V3-V4)\times 5/8$	32H	1	1	0	0	1	0	$\text{V8} + (\text{V7} - \text{V8}) \times \text{5/8}$
13H	0	1	0	0	1	1	$V4+(V3-V4)\times 4/8$	33H	1	1	0	0	1	1	$\text{V8} + (\text{V7} - \text{V8}) \times \text{4/8}$
14H	0	1	0	1	0	0	$V4+(V3-V4)\times 3/8$	34H	1	1	0	1	0	0	$\text{V8} + (\text{V7} - \text{V8}) \times 3\text{/8}$
15H	0	1	0	1	0	1	$V4+(V3-V4)\times 2/8$	35H	1	1	0	1	0	1	$\text{V8} + (\text{V7} - \text{V8}) \times 2\text{/8}$
16H	0	1	0	1	1	0	$V4+(V3-V4)\times1/8$	36H	1	1	0	1	1	0	$\mathrm{V8}+(\mathrm{V7}-\mathrm{V8})\times 1/8$
17H	0	1	0	1	1	1	V4	37H	1	1	0	1	1	1	V8
18H	0	1	1	0	0	0	$V5+(V4-V5)\times7/8$	38H	1	1	1	0	0	0	$\text{V9} + (\text{V8} - \text{V9}) \times 6/7$
19H	0	1	1	0	0	1	$\text{V5}+(\text{V4}-\text{V5})\times\text{6/8}$	39H	1	1	1	0	0	1	$\text{V9} + (\text{V8} - \text{V9}) \times 5/7$
1AH	0	1	1	0	1	0	$\text{V5}+(\text{V4}-\text{V5})\times\text{5/8}$	3AH	1	1	1	0	1	0	$\text{V9} + (\text{V8} - \text{V9}) \times 4/7$
1BH	0	1	1	0	1	1	$\text{V5}+(\text{V4}-\text{V5})\times\text{4/8}$	3BH	1	1	1	0	1	1	$\text{V9} + (\text{V8} - \text{V9}) \times 3/7$
1CH	0	1	1	1	0	0	$\text{V5}+(\text{V4}-\text{V5})\times3\text{/8}$	3CH	1	1	1	1	0	0	$\text{V9} + (\text{V8} - \text{V9}) \times 2\text{/7}$
1DH	0	1	1	1	0	1	$\text{V5}+(\text{V4}-\text{V5})\times 2\text{/8}$	3DH	1	1	1	1	0	1	$\text{V9} + (\text{V8} - \text{V9}) \times 1/7$
1EH	0	1	1	1	1	0	$\text{V5}+(\text{V4}-\text{V5})\times1/8$	3EH	1	1	1	1	1	0	V9
1FH	0	1	1	1	1	1	V5	3FH	1	1	1	1	1	1	V10

• Reference analog resistance rate ($R_0 = 2.31 \text{ k}\Omega$)

R ₀	R ₁	R ₂	R ₃	R ₄	R_5	R ₆	R ₇	R ₈	R ₉
1.00	2.00	2.77	1.50	0.90	0.84	0.66	0.84	1.42	1.05

Timing Diagrams



 $D307 \rightarrow U/D = low$ (See pin description (U/D) on page 4.)






Fig. 1-2

Note: Except for D151 to D159

• In 309 output mode




Fig. 2-1




Fig. 2-2

Absolute Maximum Ratings (AV_{SS} = $DV_{SS} = 0 V$)

Characteristics	Symbol	Rating	Unit	Relevant Pin
Analog Supply Voltage	AV _{DD}	-0.3 to 6.5	V	—
Digital Supply Voltage	DV _{DD}	-0.3 to $AV_{DD}+0.3$	V	—
Input Voltage	V _{IN}	-0.3 to $DV_{DD}+0.3$	V	—
Reference Analog Voltage	V (0: 10)	-0.3 to AV _{DD} + 0.3	V	V0 to V10
Storage Temperature	T _{stg}	-55 to 125	°C	—

Recommended Operating Conditions ($AV_{SS} = DV_{SS} = 0 V$)

Characteristics		Symbol	Test Condition	Rating	Unit	Relevant Pin
Analog Supply Voltage		AV _{DD}		4.5 to 5.5	V	—
Digital Supply Voltage		DV _{DD}		3.0 to 3.6	V	_
Reference Analog Voltage-1	(Note 1)	V1 to V9	_	AV _{SS} + 0.1 to AV _{DD} - 0.1	V	_
		V0	Case 1	V1 to AV _{DD}		
Reference Analog Voltage-2	(Note 1)	VU	Case 2	AV _{SS} to V1	v	
		V/10	Case 1	AV _{SS} to V9	v	_
		V10	Case 2	V9 to AV _{DD}		
Driver Unit Output Voltage		V _{OUT}	_	AV _{SS} + 0.1 to AV _{DD} - 0.1	V	D1 to D309
Operating Temperature		T _{opr}		-20 to 75	°C	_
Operating Frequency		f _{CPH}	_	DC to 55	MHz	CPH
Output Load Capacitance		CL	_	150 (max)	pF / PIN	D1 to D309

Note 1: The following shows the relative magnitude of each reference analog voltage:

• For case 1

 $AV_{SS} < V10, \, Vd \leq Vd-1, \, V0 < AV_{DD}$ (where d = 9 to 1)

• For case 2

 $AV_{SS} < V0, Vd \leq Vd + 1, V10 < AV_{DD}$ (where d = 1 to 9)


<u>TOSHIBA</u>


Electrical Characteristics

DC Characteristics (AV_{DD} = 4.5 to 5.5 V, DV_{DD} = 3.0 to 3.6 V, AV_{SS} = DV_{SS} = 0 V, Ta = -20 to 75°C)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	Relevant Pin
Input Voltage	Low Level	V _{IL}		_	0		$\begin{array}{c} 0.3 \times \\ \text{DV}_{DD} \end{array}$	V	Logic input
input voltage	High Level	V _{IH}			$0.7 \times DV_{DD}$		DV_DD	•	Logic input
Output Voltage	Low Level	V _{OL}		I _{OL} = 1.0 mA	DV_{SS}		DV _{SS} + 0.5	V	Logic output
Output Voltage	High Level	V _{OH}		I _{OH} = -1.0 mA	DV _{DD} - 0.5		DV_DD	v	Logic output
		Ichg		—	—	_	-0.15		
Output Current	(Note 2)	Idis			0.5		_	mA	D1 to D309
Resistance betw Reference Analo Voltage Pins		R _{GMA}	_	_		30	_	kΩ	V0 to V10
Output Voltage	Deviation	V _{DO}	_			±20		mV	D1 to D309
Leakage Curren	t	l _{IN}	—	—	-1.0		1.0	μ A	Logic input
Standby Current	t	ID _{STB}	_	fCPH = DC	-5.0	0.0	5.0	μ A	DV _{DD}
Current Concur	Al _{DD}		_	$\begin{array}{l} \text{fCPH}=30 \text{ MHz}\\ 1\text{H}=30 \ \mu\text{s},\\ \text{no load}\\ \text{Checkerboard pattern}\\ \text{AV}_{DD}=5.5 \ \text{V} \end{array}$		4.0	7.0	mA	AV _{DD}
Current Consumption (1)		DI _{DD}		$\begin{array}{l} \text{fCPH} = 30 \text{ MHz} \\ 1\text{H} = 30 \ \mu\text{s}, \\ \text{no load} \\ \text{Checkerboard pattern} \\ \text{DV}_{DD} = 3.6 \ \text{V} \end{array}$		6.0	8.0	ШA	DV _{DD}
Current Consumption (2)		Al _{DD} —		$\label{eq:fCPH} \begin{array}{l} \text{FCPH} = 20 \text{ MHz} \\ 1\text{H} = 26.4 \ \mu\text{s}, \\ \text{no load} \\ \text{Checkerboard pattern} \\ \text{AV}_{DD} = 5.0 \ \text{V} \end{array}$		3.5	6.0	mA	AV _{DD}
		DI _{DD}		$\label{eq:fCPH} \begin{array}{l} \text{FCPH} = 20 \text{ MHz} \\ 1\text{H} = 26.4 \ \mu\text{s}, \\ \text{no load} \\ \text{Checkerboard pattern} \\ \text{DV}_{DD} = 3.0 \ \text{V} \end{array}$		2.5	5.5	ШA	DV _{DD}


Note 2: V_X denotes the voltage applied to the LCD panel drive pin.





AC Characteristics (AV_{DD} = 4.5 to 5.5 V, DV_{DD} = 3.0 to 3.6 V, DV_{SS} = AV_{SS} = 0 V, Ta = -20 to 75°C)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
CPH Pulse Width H	tCWH		_	4.0	_		ns
CPH Pulse Width L	tCWL		—	4.0	_	_	ns
Enable Setup Time	tsDI		—	4.0	_	_	ns
Enable Hold Time	thDI		—	0	—	—	ns
Enable Pulse Width H	tDWH	_		_	1.0	_	CPH period
Data Setup Time	tsDD		—	4.0	_	_	ns
Data Hold Time	thDD		—	0	_	_	ns
Output Delay Time 1	tpdDO		C _L = 35 pF	_	_	14.0	ns
Output Delay Time 2	tpdDE	_	$\begin{array}{l} C_L = 2 \ k\Omega + 75 \ pF \times 2 \\ Target \ output \ voltage \ \pm \\ AV_{DD} \times 0.1 \end{array}$		_	3.0	μS
Output Delay Time 3	tpdDX	_	$\label{eq:CL} \begin{array}{l} C_L = 2 \; K\Omega + 75 \; pF \times 2 \\ Target \; output \; voltage \end{array}$		_	10.0	μS
LOAD Setup Time 1	tsLD1	_		1.0	_	_	CPH period
LOAD Setup Time 2	tsLD2	—	—	7.0	—		ns
LOAD Pulse Width H	tLWH		_	2.0			CPH period



RESTRICTIONS ON PRODUCT USE

Handbook" etc..

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
 This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.