

Modulation PLL for GSM, DCS and PCS Systems

Description

The U2894B is a monolithic integrated circuit. It is realized using TEMIC's advanced silicon bipolar UHF5S technology. The device integrates a mixer, an I/Q modulator, a phase-frequency detector (PFD) with two synchronous programmable dividers, and a charge pump. The U2894B is designed for cellular phones such as GSM900, DCS1800, and PCS1900, applying a transmitter architecture at which the VCO operates at the TX output frequency. No duplexer is needed since the out-of-band noise is very low. The U2894B exhibits low

power consumption. Broadband operation gives you high flexibility for multi-band frequency mappings. The IC is available in a shrinked small-outline 28-pin package (SSO28).

The U2893B offers the same functionality with other divider ratios.

Electrostatic sensitive device.

Observe precautions for handling.



Features

- Supply voltage range 2.7 V to 5.5 V
- Current consumption 50 mA
- Power-down functions
- High-speed PFD and charge pump (CP)
- Small CP saturation voltages (0.5/0.6 V)
- Programmable dividers and CP polarity
- Low-current standby mode

Benefits

- Novel TX architecture saves filter costs
- Extended battery operating time without duplexer
- Less board space (few external components)
- VCO control without voltage doubler
- Small SSO28 package
- One device for all GSM bands

Block Diagram





Figure 1. Block diagram

Ordering Information

Extended Type Number	Package	Remarks
U2894B-AFSG3	SSO28	Taped and reeled

Pin Description



The pinning diagram shows the package outline with pin numbers 1 through 28. The pins are grouped by function:

- Input/Output:** I (1), Q (28), NI (2), MDLO (3), GND (4), MDO (5), NMDO (6), VS1 (7), VSP (8), CPO (9), GNDP (10), CPC (11), PUMIX (12), RD (13), NRD (14).
- Power:** Q (28), NQ (27), VS3 (26), MIXO (25), GND (24), NRF (23), RF (22), VS2 (21), MIXLO (20), PU (19), GND (18), NND (17), ND (16), MC (15).
- Control:** MDLO (3), GND (4), GNDP (10), GND (18), GND (19), GND (24), GND (26), GND (27), GND (28).
- Other:** I (1), NI (2), MDLO (3), MDO (5), NMDO (6), CPC (11), PUMIX (12), RD (13), NRD (14), RF (22), NRF (23), NND (17), ND (16), MC (15).

Pin 12495 is also indicated at the bottom of the diagram.

Pin	Symbol	Function
1	I	In-phase baseband input
2	NI	Complementary to I
3	MDLO	I/Q-modulator LO input
4	GND ¹⁾	Negative supply
5	MDO	I/Q-modulator output
6	NMDO	Complementary to MDO
7	VS1 ³⁾	Positive supply (I/Q MOD)
8	VSP	Pos. supply charge pump
9	CPO	Charge-pump output
10	GNDP ²⁾	Neg. supply charge pump
11	CPC	Charge-pump current control (input)
12	PUMIX	Power-up, mixer only
13	RD	R-divider input
14	NRD	Complementary to RD
15	MC	Mode control
16	ND	N-divider input
17	NND	Complementary to ND
18	GND ¹⁾	Negative supply
19	PU	Power-up, whole chip except mixer
20	MIXLO	Mixer LO input
21	VS2 ³⁾	Positive supply (MISC.)
22	RF	Mixer RF-input
23	NRF	Complementary to RF
24	GND ¹⁾	Negative supply
25	MIXO	Mixer output
26	VS3 ³⁾	Positive supply (mixer)
27	NQ	Complementary to Q
28	Q	Quad.-phase baseband input

Figure 2. Pinning

- 1) All GND pins must be connected to GND potential. No DC voltage between GND pins!
- 2) Max. voltage between GNDP and GND pins ≤ 200 mV
- 3) The maximum permissible voltage difference between pins VS1, VS2 and VS3 is ≤ 200 mV.

Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
Supply voltage VS1, VS2, VS3	V _{VS#}	$\leq V_{VSP}$	V
Supply voltage charge pump VSP	V _{VSP}	5.5	V
Voltage at any input	V _{Vi#}	$-0.5 \leq V_{VS} + 0.5 \leq 5.5$	V
Current at any input / output pin except CPC	I _{I#} I _{O#}	2	mA
CPC output currents	I _{CPC}	5	mA
Ambient temperature	T _{amb}	-20 to +85	°C
Storage temperature	T _{stg}	-40 to +125	°C

Operating Range

Parameters	Symbol	Value	Unit
Supply voltage	V _{VS#, VSP}	2.7 to 5.5	V
Ambient temperature	T _{amb}	-20 to +85	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient SSO28	R _{thJA}	130	K/W

Electrical Characteristics

T_{amb} = 25°C, V_S = 2.7 to 5.5 V

Parameters	Test Conditions / Pin	Symbol	Min.	Typ.	Max.	Unit
DC supply						
Supply voltages VS#	V _{VS1} = V _{VS2} = V _{VS3}	V _{VS#}	2.7		5.5	V
Supply voltage VSP		V _{VSP}	V _{VS#} - 0.3		5.5	V
Supply current I _{VS1}	Active (V _{PU} = VS) Standby (V _{PU} = 0)	I _{VS1A} I _{VS1Y}		18 20	23	mA μA
Supply current I _{VS2}	Active (V _{PU} = VS) Standby (V _{PU} = 0)	I _{VS2A} I _{VS2Y}		17	22	mA μA
Supply current I _{VS3}	Active (V _{PUMIX} = VS) Standby (V _{PUMIX} = 0)	I _{VS3A} I _{VS3Y}		13 30	17	mA μA
Supply current I _{VSP} ¹⁾	Active (V _{PU} = VS, CPC open) Standby (V _{PU} = 0)	I _{VSPA} I _{VSPY}		1.4	1.8	mA μA
N & R divider inputs ND, NND & RD, NRD						
N:1 divider frequency	50-Ω source	f _{ND}	100		600	MHz
R:1 divider frequency	50-Ω source	f _{RD}	100		600	MHz
Input impedance	Active & standby	Z _{RD} , Z _{ND}	1 kΩ		2 pF	–
Input sensitivity	50-Ω source	V _{RD} , V _{ND}	20		200	mV _{rms}

1) Mean value measured with F_{ND} = 151 MHz, F_{RD} = 150 MHz, current vs. time, see page 6, figure 3.

Electrical Characteristics (continued)

T_{amb} = 25°C, V_S = 2.7 to 5.5 V

Parameters	Test Conditions / Pin	Symbol	Min.	Typ.	Max.	Unit
Phase-frequency detector (PFD)						
PFD operation	f _{ND} = 450 MHz, N = 2 f _{RD} = 450 MHz, R = 2	f _{PFD}	50		225	MHz
Frequency comparison only ³⁾	f _{ND} = 600 MHz, N = 2 f _{RD} = 450 MHz, R = 2	f _{FD}			300	MHz
I/Q modulator baseband inputs I, NI & Q, NQ						
DC voltage	Referred to GND	V _I , V _{NI} , V _Q , V _{NQ}	1.35	V _{S1/2}	V _{S1/2} + 0.1	V
MD_IQ	Frequency range	f _{IO}	DC		1	MHz
AC voltage ⁴⁾	Referred to GND	A _{C_I} , A _{C_{NI}} , A _{C_Q} , A _{C_{NQ}}		200		mV _{pp}
	Differential (preferes)	A _{C_{DI}} , A _{C_{DQ}}		400		mV _{pp}
I/Q modulator LO input MDLO						
MDLO	Frequency range	f _{MDLO}	50		450	MHz
Input impedance	Active & standby	Z _{MDLO}		250		Ω
Input level	50-Ω source	P _{MDLO}	-11	-8	-5	dBm
I/Q modulator outputs MDO, NMDO						
DC current	V _{MDO} , V _{NMDO} = V _S	I _{MDO} , I _{NMDO}		2.4		mA
Voltage compliance	V _{MDO} , V _{NMDO} = V _C	V _{C_{MDO}} , V _{C_{NMDO}}	V _S - 0.7		5.5	V
MDO output level (differential)	500 Ω to V _S ⁵⁾	P _{MDO}	120		150	mV _{rms}
Carrier suppression ⁵⁾		CS _{MDO}	-32	-35		dBc
Sideband suppression ⁵⁾		SS _{MDO}	-35	-40		dBc
IF spurious ⁵⁾	f _{LO} ± 3 × f _{mod}	SP _{MDO}		-50	-45	dBc
Noise ⁵⁾	@ 400 kHz off carrier	N _{MDO}			-115	dBc/Hz
Frequency range		f _{MDO}	50		450	MHz
Mixer (900 MHz)						
RF input level	900 MHz	P _{9RF}	-23		-17	dBm
LO-spurious at RF/NRF port	@ P _{9MIXLO} = -10 dBm @ P _{9RF} = -15 dBm	SP _{9RF}			-40	dBm
MIXLO input level	0.05 to 2 GHz	P _{9MIXLO}	-22		-12	dBm
MIXO (100-Ω load)	Frequency range	f _{MIXO}	50		450	MHz
Output level ⁶⁾	@ P _{9MIXLO} = -15 dBm	P _{9MIXO}		70		mV _{rms}
Carrier suppression	@ P _{9MIXLO} = -15 dBm	CS _{9MIXO}	-20			dBc

3) PFD can be used as a frequency comparator until 300 MHz for loop acquisition

4) Single-ended operation (complementary baseband input is AC-grounded) leads to reduced linearity (degrading suppression of odd harmonics)

5) With typical drive levels at MDLO- & I/Q-inputs

6) -1 dB compression point (CP-1)

Electrical Characteristics (continued)

T_{amb} = 25°C, V_S = 2.7 to 5.5 V

Parameters	Test Conditions / Pin	Symbol	Min.	Typ.	Max.	Unit
Mixer (1900 MHz)						
RF input level	0.5 to 2 GHz	P19 _{RF}	-23		-17	dBm
LO-spurious at RF/NRF ports	@ P19 _{MIXLO} = -10 dBm @ P19 _{RF} = -15 dBm	SP19 _{RF}			-40	dBm
MIXLO input level	0.05 to 2 GHz	P19 _{MIXLO}	-22		-12	dBm
MIXO (100 Ω load)						
Output level ⁶⁾	@ P19 _{MIXLO} = -17 dBm	P19 _{MIXO}		55		mVrms
Carrier suppression	@ P19 _{MIXLO} = -17 dBm	CS19 _{MIXO}	-20			dBc
Charge-pump output CPO (V_{VSP} = 5 V; V_{CPO} = 2.5 V)						
Pump-current pulse	CPC open for DC	I _{CPO}	0.7	1	1.3	mA
	R _{CPC} = 2.2 kΩ ⁷⁾	I _{CPO 2}	1.4	2	2.6	mA
	P _{CPC} = 680 Ω ⁷⁾	I _{CPO 4}	3	4	5	mA
TK pump current		Tk I _{CPC}			15	%/100°K
Mismatch source / sink current	(I _{CPOSI} - I _{CPOSO}) / I _{CPOSI} I _{CPOSO} = I _{sourc} I _{CPOSI} = I _{sink}	M _{ICPO}			0.1	-
Sensitivity to V _{SP}	ΔI _{CPO} / ΔV _{SP}	S _{ICPO}			0.1	-
V _{CPO} voltage range		V _{CPO}	0.5		V _{VSP} - 0.6	V
Charge-pump control input CPC						
Compensation capacitor		C _{CPC}	500			pF
Short circuit current ⁸⁾	CPC grounded	I _{CPC}	1.6			mA
Mode control						
Sink current	V _{MC} = VS	I _{MC}		60		μA
Power-up input PU (power-up for all functions, except mixer)						
Settling time	Output power within 10% of steady state values	S _{PU}		5	10	μs
High level	Active	V _{PUH}	2.4			V
Low level	Standby	V _{PUL}	0		0.4	V
High-level current	Active, V _{PUH} = 2.7 V	I _{PUH}			0.26	mA
Low-level current	Standby, V _{PUL} = 0.4 V	I _{PUL}	-1		20	μA
Power-up input PUMIX (power-up for mixer only)						
Settling time	Output power within 10% of steady state values	t _{setl}		5	10	μs
High level	Active	V _{PUMIXH}	2.4		V _{S2}	V
Low level	Standby	V _{PUMIXL}	0		0.4	V
High-level current	Active, V _{PUMIXH} = 2.7 V	I _{PUMIXH}			0.26	mA
Low-level current	Standby, V _{PUMIXL} = 0.4 V	I _{PUMIXL}	-1		20	μA

6) -1 dB compression point (CP - 1)

7) R_{CPC}: external resistor to GND for charge-pump current control

8) See figure 7.

Supply Current of the Charge Pump I_{VSP} vs. Time

Due to the pulsed operation of the charge pump, the current into the charge-pump supply pin V_{SP} is not constant. Depending on I (see figure 6) and the phase difference at the phase detector inputs, the current I_{VSP} over time varies. Basically, the total current is the sum of the quiescent current, the charge-/discharge current, and – after each phase comparison cycle – a current spike (see figure 3).




Figure 3. Supply current of the charge pump = f(t)


Internal current, I, |I_{CPC}| and I_{CPC} vs. R_{CPC}

R _{CPC}	I	I _{CPC0}	I _{CPC}
CPC open	0.5 mA	1 mA	0
2.2 kΩ	1.0 mA	2 mA	-0.5 mA
680 Ω	2.0 mA	4 mA	-1.5 mA

(typical values)

Initial Charge-Pump Current after Power-Up

Due to stability reasons, the reference current generator for the charge pump needs an external capacitor (>500 pF from CPC to GND). After power-up, only the on-chip generated current I = I_{CPCK} is available for charging the external capacitor. Due to the charge pump's architecture, the charge pump current will be $2 \times I = 2 \times I_{CPCK}$ until the voltage on CPC has reached the reference voltage (1.1 V). The following figures illustrate this behavior.



Time t₁ can be calculated as $t_1 \approx (1.1 \text{ V} \times C_{CPC})/I_{CPCK}$
e.g., C_{CPC} = 1 nF, I_{CPCK} = 2.7 mA $\rightarrow t_1 \approx 0.4 \mu\text{s}$.

Time t₂ can be calculated as $t_2 \approx (R_{CPC}/2200 \Omega) \times C_{CPC}$
e.g., C_{CPC} = 1 nF, R_{CPC} = 2200 Ω $\rightarrow t_2 \approx 1.1 \mu\text{s}$

Figure 4.

The behavior of |I_{CPO}| after power-up can be very advantageous for a fast settling of the loop. By using larger capacitors (>1 nF), an even longer period with maximum charge pump current is possible.

Ramp-up time for the internal band gap reference is about 1 μs. This time has to be added to the times calculated for the charge pump reference.

Mode Selection

The device can be programmed to different modes via an external resistor RMODE (including short, open) from Pin MC to VS2. The mode is distinguished from specific N-, R-divider ratios, and the polarity of the charge pump current.

Mode Selection		N-Divider	R-Divider	CPO Current Polarity ⁴⁾	Application
Mode	Resistance between Pin MC and Pin VS2			$f_N < f_R$ ¹⁾	$f_N > f_R$ ¹⁾
1	0 (<50 Ω)	1:1	1:1	Sink	Source
2	2.7 k Ω ($\pm 5\%$)	1:1	1:1	Source	Sink
3	10 k Ω ($\pm 5\%$)	1:1	2:1	Source	Sink
4	36 k Ω ($\pm 5\%$)	2:1	2:1	Source	Sink
5	∞ (>1 M Ω)	2:1	2:1	Sink	Source
					GSM ³⁾

1) Frequencies referred to PFD input

2) LO frequencies below VCO frequency

3) LO frequencies above VCO frequency

4) Sink current into Pin CPO. Source: current out from Pin CPO.

Equivalent Circuits at the IC's Pins




Figure 5. I/Q modulator




Figure 6. Mixer

U2894B

TEMIC
Semiconductors




Figure 7. Charge pump




Figure 8. Dividers




Figure 10. Mode control

$$\triangle \equiv \overline{\triangle} \rightarrow \overline{\triangle} \quad C(U) \approx 2.5 \text{ pF} @ 2 \text{ V}$$

C (U) is a non-linear junction capacitance

Figure 11. ESD-protection diodes

Test Circuit




Figure 12. Test circuit

Application Hints

Interfacing

For some of the baseband ICs it may be necessary to reduce the I/Q voltage swing so that it can be handled by the U2894B. In those cases, the following circuitry can be used.




Figure 13. Interfacing the U2894B to I/Q baseband circuits

Due to a possible current offset in the differential baseband inputs of the U2894B the best values for the carrier suppression of the I/Q modulator can be achieved with voltage driven I/NI-, and Q/NQ-inputs. A value of $R_{source} = R_2/2 \cdot R_S \leq 1.5 \text{ k}\Omega$ should be realized. R_S is the sum of R_1 (above drawing) and the output resistance of the baseband IC.

Charge-Pump Current Programming




Figure 14. Programming the charge-pump current

Mode Control




Figure 15. Application examples for programming different modes

Application Circuit for DCS1800 (1710 – 1785 MHz)




Figure 16. Application circuit (power-up and charge-pump control is not shown)

Measurements

Modulation-Loop Settling Time

As valid for all PLL loops the settling time depends on several factors. The following figure is an extraction from measurements performed in an arrangement like the application circuit. It shows that a loop settling time of a few μs can be achieved.




Figure 17.

Modulation Spectrum & Phase Error

Application for GSM900




Figure 18. Modulation spectrum




Figure 19. Phase error

Application for DCS1800




Figure 20. Modulation spectrum




Figure 21. Phase error

U2894B

TEMIC
Semiconductors

Application for PCS1900




Figure 22. Modulation spectrum




Figure 23. Phase error


Complete transmitters (including PA) were measured. The test equipment was the R & S CMD55 performing standard approval tests. Typically, the spectrum @ 400 kHz off the center carrier frequency is approximately -65 dB attenuated (-60 dB according specifcarion). The

corresponding rms phase error is in the range of about 3°. Dimensioning the loop-filters allows you to optimize spectral-and phase error performance.

Package Information

Package SSO28

Dimensions in mm




 technical drawings
 according to DIN
 specifications

13018

Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC Semiconductor GmbH** to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423