Voltage Supervisor/Sequencer
### Triple Programmable Time Delay with Local/Remote Voltage Monitors

The X80130 is a voltage supervisor/sequencer with three built in voltage monitors. This allows the designer to monitor up to three voltages and sequence up to four events.

Low voltage detection circuitry protects the system from power supply failure or "brown out" conditions, resetting the system and resequencing the voltages when any of the monitored inputs fall below the minimum threshold level. The $\overline{\text{RESET}}$ pin is active until all monitored voltages reach proper operating levels and stabilize for a selectable period of time. Five common low voltage combinations are available, however, Intersil's unique circuits allow any voltage monitor threshold to be reprogrammed for special needs or for applications requiring higher precision.

A manual reset input provides debounce circuitry for minimum reset component count. Activating the manual reset both controls the $\overline{\text{RESET}}$ output and resequences the supplies through control of the $\overline{\text{ViGDO}}$ pins.

The X80130 has 2kb of EEPROM for system configuration, manufacturing or maintenance information. This memory is protected to prevent inadvertent changes to the contents.

Pinout

X80130/31/32/33/34

(5mm x 5mm)

Features

- Triple Voltage Monitor and Sequencing
  - Three independent voltage monitors
  - Three time delay circuits (in circuit programmable)
  - Remote delay via SMBus
  - Programmable voltage thresholds and delay times
  - Sequence up to 4 power supplies.
- Fault Detection Register
  - Remote diagnostics of voltage fail event.
- Debounced Manual Reset Input
- Manufacturing/Configuration Memory
  - 2Kbits of EEPROM
  - 400kHz SMBus interface
- Available Packages
 - 20-lead Quad No-Lead Frame (QFN - 5x5mm)

Applications

- General Purpose Timers
- Long Time Delay Generation
- Cycle Timers / Waveform Generation
- ON/OFF Delay Timers
- Supply Sequencing for Distributed Power
- Programmable Delay Event Sequencing
- Multiple DC-DC ON/OFF Sequencing
- Voltage Window Monitoring with Reset
- ON/OFF switches with Programmable Delay
- Voltage Supervisor with Programmable Output Delays
- Databus Power Sequencing
- 100ms to 5 secs Selectable Delay Switches
- ATE or Data Acquisition Timing Applications
- Datapath/Memory Timing Applications
- Data Pipeline Timing Applications
- Batch Timer/Sequencers
- Adjustable Duty Cycle Applications

Ordering Information

PART NUMBER	V$_{TRIP1}$	V$_{TRIP3}$	V$_{TRIP4}$	PACKAGE
X80130Q20I	4.5	3.0	2.25	QFN
X80131Q20I	4.5	2.25	0.9	QFN
X80132Q20I	3.0	2.25	1.7	QFN
X80133Q20I	3.0	2.25	0.9	QFN
X80134Q20I	3.0	0.9	0.9	QFN

Block Diagram

Absolute Maximum Ratings

Temperature under bias. . . . .-65°C to +135°C
Storage temperature . . . .-65°C to +150°C
ViMON pins (i = 1, 3, 4) 5.5V
$\overline{\text{ViGDO}}$ pins (i = 1, 3, 4) 5.5V
$\overline{\text{RESET}}$ pin 5.5V
SDA, SCL, WP, A0, A1 pins. 5.5V
MR pin 5.5V
V_P pin. 14V
D.C. output current. 5mA
Lead temperature (soldering, 10 seconds) . . . . .300°C

Recommended Operating Conditions

Temperature Range (Industrial). . . . .-40°C to 85°C
V_{CC} . . . . 4.5 to 5.5V

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Specifications (Standard Settings) Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARACTERISTICS							
V_{CC}	Supply Operating Range			4.5		5.5	V
I_{CC}	Supply Current		f_{SCL} = 0kHz		1.0	2.5	mA
V_P	EEPROM programming voltage			9		12	V
I_P (Note 3)	Programming Current					10	mA
I_{LI}	Input Leakage Current (MR)		V_{IL} = GND to V_{CC}			15	µA
I_{LO}	Output Leakage Current (V1GDO, V3GDO, V4GDO, $\overline{\text{RESET}}$)					15	µA
V_{IL}	Input LOW Voltage (MR)			-0.5		V_{CC} x 0.3	V
V_{IH}	Input HIGH Voltage (MR)			V_{CC} x 0.7		5.5	V
V_{OL}	Output LOW Voltage ($\overline{\text{RESET}}$, V1GDO, V3GDO, V4GDO)		I_{OL} = 4.0mA			0.4	V
C_{OUT} (Note 1)	Output Capacitance ($\overline{\text{RESET}}$, V1GDO, V3GDO, V4GDO)		V_{OUT} = 0V			8	pF
V_{TRIP1}	V1MON Trip Point Voltage (Range)			2.20		4.70	V
		X80130		4.45	4.50	4.55	V
		X80131		4.45	4.50	4.55	V
		X80132		2.95	3.00	3.05	V
		X80133		2.95	3.00	3.05	V
		X80134		2.95	3.00	3.05	V
V_{TRIP3}	V3MON Trip Point Voltage			0.85		3.5	V
		X80130		2.95	3.00	3.05	V
		X80131		2.20	2.25	2.30	V
		X80132		2.20	2.25	2.30	V
		X80133		2.20	2.25	2.30	V
		X80134		0.85	0.90	0.95	V

Electrical Specifications   (Standard Settings) Over the recommended operating conditions unless otherwise specified. **(Continued)**

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V$_{TRIP4}$	V4MON Trip Point Voltage			0.85		3.5	V
		X80130		2.20	2.25	2.30	V
		X80131		0.85	0.90	0.95	V
		X80132		1.65	1.70	1.75	V
		X80133		0.85	0.90	0.95	V
		X80134		0.85	0.90	0.95	V
VREF	Voltage Reference Long Term Drift		10 years	0		100	mV
AC CHARACTERISTICS							
t$_{MR}$ (Note 3)	Minimum time high for reset valid on the MR pin			5			µs
t$_{MRE}$ (Note 3)	Delay from MR enable to V1GDO LOW					1.6	µs
t$_{DPOR}$ (Note 3)	Device Delay before Gate assertion			45	50	55	ms
t$_{TO}$ (Note 3)	ViGDO turn off time				50		ns

Electrical Specifications   (Programmable Parameters) Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t$_{SPOR}$	Delay before $\overline{RESET}$ assertion						
		TPOR1 = 0 TPOR0 = 0	Factory Default	90	100	110	ms
		TPOR1 = 0 TPOR0 = 1	(Note 3)	450	500	550	ms
		TPOR1 = 1 TPOR0 = 0	(Note 3)	0.9	1	1.1	s
		TPOR1 = 1 TPOR0 = 1	(Note 3)	4.5	5	5.5	s
t$_{DELAYi}$	Time Delay used in Power Sequencing (i = 1, 3, 4)						
		TiD1 = 0 TiD0 = 0	Factory Default	90	100	110	ms
		TiD1 = 0 TiD0 = 1	(Note 3)	450	500	550	ms
		TiD1 = 1 TiD0 = 0	(Note 3)	0.9	1	1.1	s
		TiD1 = 1 TiD0 = 1	(Note 3)	4.5	5	5.5	s

Equivalent A.C. Output Load Circuit

A.C. Test Conditions

Input pulse levels	V$_{CC}$ x 0.1 to V$_{CC}$ x 0.9
Input rise and fall times	10ns
Input and output timing levels	V$_{CC}$ x 0.5
Output load	Standard output load

FIGURE 1. INITIAL POWER UP TIMING

FIGURE 2. MANUAL RESET (MR)

FIGURE 3. $\overline{ViGDO}$, $\overline{RESET}$ TIMINGS

Serial Interface Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARACTERISTICS						
I_{CC1}	Active Supply Current (V_{CC}) Read or Write to Memory or CRs	$V_{IL} = V_{CC}$ x 0.1 $V_{IH} = V_{CC}$ x 0.9, $f_{SCL} = 400$kHz			2.5	mA
I_{LI}	Input Leakage Current (SCL, WP, A0, A1)	V_{IL} = GND to V_{CC}			15	µA
I_{LO}	Output Leakage Current (SDA)	V_{SDA} = GND to V_{CC} Device is in Standby			15	µA
V_{IL}	Input LOW Voltage (SDA, SCL, WP, A0, A1)		-0.5		V_{CC} x 0.3	V
V_{IH}	Input HIGH Voltage (SDA, SCL, WP, A0, A1)		V_{CC} x 0.7		5.5	V
V_{HYS}	Schmitt Trigger Input Hysteresis					
	V_{CC} related level		0.05 x 5			V
	Fixed input level		0.2			V
V_{OL}	Output LOW Voltage (SDA)	$I_{OL} = 4.0$mA			0.4	V
AC CHARACTERISTICS						
f_{SCL}	SCL Clock Frequency				400	kHz
t_{IN}	Pulse width Suppression Time at inputs		50			ns
t_{AA} (Note 1)	SCL LOW to SDA Data Out Valid		0.1		1.5	µs
t_{BUF} (Note 1)	Time the bus is free before start of new transmission		1.3			µs
t_{LOW}	Clock LOW Time		1.3			µs
t_{HIGH}	Clock HIGH Time		0.6			µs
$t_{SU:STA}$	Start Condition Setup Time		0.6			µs
$t_{HD:STA}$	Start Condition Hold Time		0.6			µs
$t_{SU:DAT}$	Data In Setup Time		100			ns
$t_{HD:DAT}$	Data In Hold Time		0			µs
$t_{SU:STO}$	Stop Condition Setup Time		0.6			µs
t_{DH} (Note 1)	Data Output Hold Time		50			ns
t_R (Note 1)	SDA and SCL Rise Time		20 +.1Cb		300	ns
t_F (Note 1)	SDA and SCL Fall Time		20 +.1Cb		300	ns
$t_{SU:WP}$	WP Setup Time		0.6			µs
$t_{HD:WP}$	WP Hold Time		0			µs
$t_{SU:ADR}$	A0, A1 Setup Time		0.6			µs
$t_{HD:ADR}$	A0, A1 Hold Time		0			µs
$t_{SU:VP}$	V_P Setup Time		0.6			µs
Cb (Note 3)	Capacitive load for each bus line				400	pF
t_{WC} (Note 2)	EEPROM Write Cycle Time			5	10	ms

NOTES:

1. This parameter is based on characterization data.

2. t_{WC} is the time from a valid STOP condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

3. This parameter is not 100% tested.

Timing Diagrams

FIGURE 4. BUS TIMING

FIGURE 5. WP, A0, A1, VP PIN TIMING

FIGURE 6. WRITE CYCLE TIMING

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
―――	Must be steady	Will be steady
⟋⟋⟋	May change from LOW to HIGH	Will change from LOW to HIGH
⟍⟍⟍	May change from HIGH to LOW	Will change from HIGH to LOW
⨯⨯⨯	Don't Care: Changes Allowed	Changing: State Not Known

Pinout

QFN package (Top view)

Pin Descriptions

PIN	NAME	DESCRIPTION
1	$\overline{V4GDO}$	**V4 Voltage Good Delay Output (Active LOW).** This open drain output goes HIGH when V4MON is less than V_{REF4} and goes LOW when V4MON is greater than V_{REF4}. There is user selectable delay circuitry on this pin.
2	V4MON	**V4 Voltage Monitor Input.** Third voltage monitor pin. If unused connect to V_{CC}.
3	$\overline{V3GDO}$	**V3 Voltage Good Delay Output (Active LOW).** This open drain output goes HIGH when V3MON is less than V_{REF3} and goes LOW when V3MON is greater than V_{REF3}. There is user selectable delay circuitry on this pin.
4	V3MON	**V3 Voltage Monitor Input.** Second voltage monitor pin. If unused connect to V_{CC}.
5	DNC	Do Not Connect.
6	V_P	EEPROM programming Voltage.
7	V_{CC}	Connect to V_{CC}.
8	DNC	Do Not Connect.
9	A1	Address Select Input. It has an internal pull-down resistor. (>10MΩ typical) The A0 and A1 bits allow for up to 4 X80130 devices to be used on the same SMBus serial interface.
10	SDA	**Serial Data.** SDA is a bidirectional pin used to transfer data into and out of the device. It has an open drain output and may be wire ORed with other open drain or open collector outputs. This pin requires a pull up resistor and the input buffer is always active (not gated).
11	SCL	**Serial Clock.** The Serial Clock controls the serial bus timing for data input and output.
12	V1MON	**V1 Voltage Monitor Input.** First voltage monitor pin. If unused connect to V_{CC}.
13	$\overline{V1GDO}$	**V1 Voltage Good Delay Output (Active LOW).** This open drain output goes HIGH when V1MON is less than V_{REF1} and goes LOW when V1MON is greater than V_{REF1}. There is user selectable delay circuitry on this pin.
14	$\overline{RESET}$	**RESET Output.** This open drain pin is an active LOW output. This pin will be active until all $\overline{ViGDO}$ pins go inactive and the power sequencing is complete. This pin will be released after a programmable delay.
15	WP	**Write Protect. Input Pin.** WP HIGH (in conjunction with WPEN bit=1) prevents writes to any memory location in the device. It has an internal pull-down resistor. (>10MΩ typical)
16	MR	**Manual Reset.** Pulling the MR pin HIGH initiates a RESET. The MR signal must be held HIGH for 5μsecs. It has an internal pull-down resistor. (>10MΩ typical)
17	V_{SS}	Ground Input.
18	NC	**No Connect.** No internal connections.
19	A0	**Address Select Input.** It has an internal pull-down resistor. (>10MΩ typical) The A0 and A1 bits allow for up to 4 X80130 devices to be used on the same SMBus serial interface.
20	V_{CC}	Supply Voltage.

intersil

Description

The X80130 is a voltage supervisor/sequencer with three built in voltage monitors. This allows the designer to monitor up to three voltages and sequence up to four events.

Low voltage detection circuitry protects the system from power supply failure or "brown out" conditions, resetting the system and resequencing the voltages when any of the monitored inputs fall below the minimum threshold level. The $\overline{RESET}$ pin is active until all monitored voltages reach proper operating levels and stabilize for a selectable period of time. Five common low voltage combinations are available, however, Intersil's unique circuits allow the any voltage monitor threshold to be reprogrammed for special needs or for applications requiring higher precision.

A manual reset input provides debounce circuitry for minimum reset component count. Activating the manual reset both controls the $\overline{RESET}$ output and resequences the supplies through control of the $\overline{ViGDO}$ pins.

The X80130 has 2kb of EEPROM for system configuration, manufacturing or maintenance information. This memory is protected to prevent inadvertent changes to the contents.

Functional Description

Power On Reset and System Reset With Delay

Application of power to the X80130 activates a Power On Reset circuit that pulls the $\overline{RESET}$ pin active. This signal, if used, prevents the system microprocessor from starting to operate while there is insufficient voltage on any of the supplies. This circuit also does the following:

- It prevents the processor from operating prior to stabilization of the oscillator.

- It allows time for an FPGA to download its configuration prior to initialization of the circuit.

- It prevents communication to the EEPROM during unstable power conditions, greatly reducing the likelihood of data corruption on power up.

- It allows time for all supplies to turn on and stabilize prior to system initialization.

The POR/RESET circuit is activated when all voltages are within specified ranges and the $\overline{V1GDO}$, $\overline{V3GDO}$, and $\overline{V4GDO}$ time-out conditions are met. The POR/RESET circuit will then wait t_{SPOR} and de-assert the $\overline{RESET}$ pin. The POR delay may be changed by setting the TPOR bits in register CR2. The delay can be set to 100ms, 500ms, 1 second, or 5 seconds.

TABLE 1. POR RESET DELAY OPTIONS

TPOR1	TPOR0	t_{SPOR} DELAY BEFORE $\overline{RESET}$ ASSERTION
0	0	100 miliseconds (default)
0	1	500 miliseconds
1	0	1 second
1	1	5 seconds

Manual Reset

The manual reset option allows a hardware reset of the power sequencing pins. These can be used to recover the system in the event of an abnormal operating condition. Activating the MR pin for more than 5μs sets all of the $\overline{ViGDO}$ outputs and the $\overline{RESET}$ output active (LOW). When MR is released (and if all supplies are still at their proper operating voltage) then the $\overline{ViGDO}$ and $\overline{RESET}$ pins will be released after their programmed delay periods.

Triple Voltage Monitoring

X80130 monitors 3 voltage inputs. When the ViMON (i =1, 3, 4) input is detected to be above the input threshold, the output $\overline{ViGDO}$ (i =1, 3, 4) goes inactive (LOW). The $\overline{ViGDO}$ signal is de-asserted after a delay of 100ms. This delay can be changed on each $\overline{ViGDO}$ output individually with bits in register CR3. The delay can be 100ms, 500ms, 1s and 5s. Each $\overline{ViGDO}$ signal remains active until its associated ViMON input rises above the threshold.

TABLE 2. $\overline{ViGDO}$ OUTPUT TIME DELAY OPTIONS

TiD1	TiD0	t_{DELAYi}
0	0	100ms (default)
0	1	500ms
1	0	1 secs
1	1	5 secs

where i is the specific voltage monitor (i = 1, 3, 4).

Fault Detection

The X80130 contains a Fault Detection Register (FDR) that provides the user the status of the causes for a $\overline{RESET}$ pin active (See Table 20).

At power-up, the FDR is defaulted to all "0". The system needs to initialize the register to 0Dh before the actual monitoring can take place. In the event that any one of the monitored sources fail, the corresponding bit in the register changes from a "1" to a "0" to indicate the failure. When a RESET is detected by the main controller, the controller should read the FDR and note the cause of the fault. After reading the register, the controller can reset the register bit back to all "1" in preparation for future failure conditions.

Flexible Power Sequencing of Multiple Power Supplies

The X80130 provides several circuits such as multiple voltage monitors, programmable delays, and output drive signals that can be used to set up flexible power monitoring or sequencing schemes system power supplies. Below are two examples:

1. Power Up of Supplies In Parallel Using Programmable Delays (See Figure 7 and Figure 8).

   The X80130 monitors several power supplies, powered by the same source voltage, that all begin power up at the same time. Each voltage source is fed into the ViMON inputs to the X80130. The ViMON inputs monitor the voltage to make sure it has reached the minimum desired level. When each voltage monitor determines that its input is good, a counter starts. After the programmed delay time, the X80130 sets the $\overline{\text{ViGDO}}$ signals LOW. The $\overline{\text{ViGDO}}$ signals can be wire ORed together and tied to an interrupt on the microcontroller. Any individual voltage failure can be viewed in the Fault Detection Register.

   In the factory default condition, each $\overline{\text{ViGDO}}$ output is instructed to go LOW 100ms after the input voltage reaches its threshold. However, each $\overline{\text{ViGDO}}$ delay is individually selectable as 100ms, 500ms, 1s and 5s. The delay times are charged via the SMBus during calibration of the system.


FIGURE 7. EXAMPLE APPLICATION OF PARALLEL POWER CONTROL

2. Power Up of Supplies Via Relay Sequencing Using Voltage Monitors (See Figure 9 and Figure 10).

   Several power supplies and their respective power up start times can be controlled using the X80130 such that each of the power supplies will start in a relay sequencing fashion. In the following example, the 1st supply is allowed to power up when the input regulated supply reaches an acceptable threshold. Subsequent supplies power up after the prior supply has reached its operating voltage. This configuration ensures that each subsequent power supply turns on after the preceding supplies voltage output is valid. Again, the X80130 offers programmable delays for each voltage monitor and this delay is selectable via the SMBus during calibration of the system.


FIGURE 8. PARALLEL POWER CONTROL - TIMING

FIGURE 9. EXAMPLE OF RELAY POWER SUPPLY SEQUENCING

FIGURE 10. RELAY SEQUENCING OF DC-DC SUPPLIES (TIMING)

Control Registers and Memory

The user addressable internal control, status and memory components of the X80130 can be split up into three parts:

• Control Register (CR)

• Fault Detection Register (FDR)

• EEPROM array

Registers

The Control Registers and Fault Detection Register are summarized in Table 4. Changing bits in these registers change the operation of the device or clear fault conditions. Reading bits from these registers provides information about device configuration or fault conditions. Reads and writes are done through the SMBus serial port.

All of the Control Register bits are nonvolatile (except for the WEL bit), so they do not change when power is removed.

The values of the Register Block can be read at any time by performing a random read (See Serial Interface) at the specific byte address location. Only one byte is read by each register read operation.

Bits in the registers can be modified by performing a single byte write operation directly to the address of the register and only one data byte can change for each register write operation.

The X80130 contains a 2kbit EEPROM memory array. This array can contain information about manufacturing location and dates, board configuration, fault conditions, service history, etc. Access to this memory is through the SMBus serial port. Read and write operations are similar to those of the control registers, but a single command can write up to 16 bytes at one time. A single read command can return the entire contents of the EEPROM memory.

Register and Memory Protection

In order to reduce the possibility of inadvertent changes to either a control register of the contents of memory, several protection mechanisms are built into the X80130. These are a Write Enable Latch, Block Protect bits, a Write Protect Enable bit and a Write Protect pin.

WEL: Write Enable Latch

A write enable latch (WEL) bit controls write accesses to the nonvolatile registers and the EEPROM memory array in the

X80130. This bit is a volatile latch that powers up in the LOW (disabled) state. While the WEL bit is LOW, writes to any address (registers or memory) will be ignored. The WEL bit is set by writing a "1" to the WEL bit and zeroes to the other bits of the control register 0 (CR0). It is important to write only 00h or 80h to the CR0 register.

Once set, WEL remains set until either it is reset to 0 (by writing a "0" to the WEL bit and zeroes to the other bits of the control register) or until the part powers up again.

Note, a write to FDR or RSR does not require that WEL=1.

BP1 and BP0: Block Protect Bits

The Block Protect Bits, BP1 and BP0, determine which blocks of the memory array are write protected. A write to a protected block of memory is ignored. The block protect bits will prevent write operations to one of four segments of the array.

BP1	BP0	PROTECTED ADDRESSES (SIZE)	ARRAY LOCK
0	0	None (Default)	None (Default)
0	1	C0h - FFh (64 bytes)	Upper 1/4
1	0	80h - FFh (128 bytes)	Upper 1/2
1	1	00h - FFh (256 bytes)	All

WPEN: Write Protect Enable

The Write Protect pin and Write Protect Enable bit in the CR1 register control the Programmable Hardware Write Protect feature. Hardware Protection is enabled when the WP pin is HIGH and WPEN bit is HIGH and disabled when WP pin is LOW or the WPEN bit is LOW. When the chip is Hardware Write Protected, non-volatile writes to all control registers (CR1, CR2 and CR3) are disabled including BP bits, the WPEN bit itself, and the blocked sections in the memory Array. Only the section of the memory array that are not block protected can be written.

Non Volatile Programming Voltage (V_P)

Nonvolatile writes require that a programming voltage be applied to the VP for the duration of a nonvolatile write operation.

TABLE 3. WRITE PROTECT CONDITIONS

WEL	WP	WPEN	MEMORY ARRAY NOT BLOCK PROTECTED	MEMORY ARRAY BLOCK PROTECTED	WRITES TO CR1, CR2, CR3	PROTECTION
LOW	X	X	Writes Blocked	Writes Blocked	Writes Blocked	Hardware
HIGH	LOW	X	Writes Enabled	Writes Blocked	Writes Enabled	Software
HIGH	X	LOW	Writes Enabled	Writes Blocked	Writes Enabled	Software
HIGH	HIGH	HIGH	Writes Enabled	Writes Blocked	Writes Blocked	Hardware

TABLE 4. REGISTER ADDRESS MAP

BYTE ADDR.	NAME	CONTROl/STATUS	BIT 7	6	5	4	3	2	1	0	MEMORY TYPE
00H	CR0	Write Enable	WEL	0	0	0	0	0	0	0	Volatile
01H	CR1	EEPROM Block Control	WPEN	0	0	BP1	BP0	0	0	0	EEPROM
02H	CR2	POR Timing	0	0	0	0	TPOR1	TPOR0	0	0	EEPROM
03H	CR3	$\overline{\text{ViGDO}}$ TIme Delay	T4D1	T4D0	T3D1	T3D0	0	0	T1D1	T1D0	EEPROM
FF	FDR	Fault Detection Register	0	0	0	0	V40S	V30S	0	V10S	Volatile

TABLE 5. HARDWARE/SOFTWARE CONTROL AND FAULT DETECTION BITS SUMMARY

OPERATION	CONTROL /STATUS	LOCATION(S) REGISTER	BITS	DESCRIPTION (SEE FUNCTIONAL FOR DETAILS)
SOFTWARE CONTROL BITS				
EEPROM Write Enable	WEL	CR0	7	WEL = 1 enables write operations to the control registers and EEPROM. WEL = 0 prevents write operations.
EEPROM Write Protect	WPEN	CR1	7	WPEN = 1 (and WP pin HIGH) prevents writes to the control registers and the EEPROM.
EEPROM Block Protect	BP1 BP0	CR1	4:3	BP1=0, BP0=0 : No EEPROM memory protected. BP1=0, BP0=1 : Upper 1/4 of EEPROM memory protected BP1=1, BP0=0 : Upper 1/2 of EEPROM memory protected. BP1=1, BP0=1 : All of EEPROM memory protected.
$\overline{\text{RESET}}$ Time Delay	TPOR0 TPOR1	CR2	3:2	TPOR1=0, TPOR0=0 : $\overline{\text{RESET}}$ delay = 100ms TPOR1=0, TPOR0=1 : $\overline{\text{RESET}}$ delay = 500ms TPOR1=1, TPOR0=0 : $\overline{\text{RESET}}$ delay = 1s TPOR1=1, TPOR0=1 : $\overline{\text{RESET}}$ delay = 5s
$\overline{\text{V1GDO}}$ Time Delay	T1D0 T1D1	CR3	1:0	TiD1=0, TiD0=0 : $\overline{\text{ViGDO}}$ delay = 100ms TiD1=0, TiD0=1 : $\overline{\text{ViGDO}}$ delay = 500ms
$\overline{\text{V3GDO}}$ Time Delay	T3D0 T3D1	CR3	5:4	TiD1=1, TiD0=0 : $\overline{\text{ViGDO}}$ delay = 1s TiD1=1, TiD0=1 : $\overline{\text{ViGDO}}$ delay = 5s
$\overline{\text{V4GDO}}$ Time Delay	T4D0 T4D1	CR3	7:6	
STATUS BITS				
1st Voltage Monitor	V1OS	FDR	0	V1OS = 0 : $\overline{\text{V1GDO}}$ pin has been asserted (must be preset to 1).
3rd Voltage Monitor	V3OS	FDR	2	V3OS = 0 : $\overline{\text{V3GDO}}$ pin has been asserted (must be preset to 1).
4th Voltage Monitor	V4OS	FDR	3	V4OS = 0 : $\overline{\text{V4GDO}}$ pin has been asserted (must be preset to 1).

Bus Interface Information

Interface Conventions

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the devices in this family operate as slaves in all applications.

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a STOP condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a STOP condition.

Serial Clock and Data

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 11).

Serial Start Condition

All commands are preceded by the START condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The

device continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition has been met. On power up, the SCL pin must be brought LOW prior to the START condition.

Serial Stop Condition

All communications must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA when SCL is HIGH, followed by a HIGH to LOW on SCL. After going LOW, SCL can stay LOW or return HIGH. The STOP condition also places the device into the Standby power mode after a read sequence.

Serial Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (See Figure 12).

The device will respond with an acknowledge after recognition of a START condition and if the correct Device Identifier and Select bits are contained in the Slave Address Byte. If a write operation is selected, the device will respond with an acknowledge after the receipt of each subsequent eight bit word. The device will acknowledge all incoming data and address bytes, except for the Slave Address Byte when the Device Identifier and/or Select bits are incorrect.

The device does not acknowledge any instructions following a non-volatile write operation, unless the V_P pin has the recommended programming voltage applied for the duration of the write cycle.

In the read mode, the device will transmit eight bits of data, release the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no STOP condition is generated by the master, the device will continue to transmit data. The device will terminate further data transmissions if an acknowledge is not detected. The master must then issue a STOP condition to return the device to Standby mode and place the device into a known state.


**FIGURE 11. VALID START AND STOP CONDITIONS**

FIGURE 12. ACKNOWLEDGE RESPONSE FROM RECEIVER

Device Addressing

Addressing Protocol Overview

Depending upon the operation to be performed on each of these individual parts, a 1, 2 or 3 Byte protocol is used. All operations however must begin with the Slave Address Byte being clocked into the SMBus port on the SCL and SDA pins. The Slave address selects the part of the device to be addressed, and specifies if a Read or Write operation is to be performed.

Slave Address Byte

Following a START condition, the master must output a Slave Address Byte. This byte consists of three parts:

• The Device Type Identifier which consists of the most significant four bits of the Slave Address (SA7 - SA4). The Device Type Identifier MUST be set to 1010 in order to select the device.

• The next two bits (SA3 - SA2) are slave address bits. The bits received via the SMBus are compared to A0 and A1 pins and must match or the communication is aborted. The next bit, SA1, selects the device memory sector. There are two addressable sectors: the memory array and the control, fault detection and remote shutdown registers.

• The Least Significant Bit of the Slave Address (SA0) Byte is the R/W bit. This bit defines the operation to be performed. When the R/W bit is "1", then a READ operation is selected. A "0" selects a WRITE operation (Refer to Figure 13).

Device Type Identifier				External Device Address		Memory Select	READ / WRITE
SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
1	0	1	0	A1	A0	MS	R/$\overline{W}$

INTERNAL ADDRESS (SA1)	INTERNALLY ADDRESSED DEVICE
0	EEPROM Array
1	Control Register, Fault Detection Register

BIT SA0	OPERATION
0	WRITE
1	READ

FIGURE 13. SLAVE ADDRESS FORMAT

Serial Write Operations

Before any write operations can be performed, a programming supply voltage (V_P) must be supplied. This voltage is only needed for programming, but the nonvolatile registers and EEPROM locations cannot be programmed without it.

In order to successfully complete a write operation to either a Control Register or the EEPROM array, the Write Enable Latch (WEL) bit must first be set and either the WP pin or the WPEN bit must be LOW.

Writes to the WEL bit do not cause a high voltage write cycle, so the device is ready for the next operation immediately after the STOP condition.

BYTE WRITE

For a write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge, and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a STOP condition, at which time the device begins the internal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance.

A write to a protected block of memory will suppress the acknowledge bit.

PAGE WRITE

The device is capable of a page write operation (See Figure 14). It is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8-bit bytes. After the receipt of each byte, the device will respond with an acknowledge, and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it "rolls over" and goes back to '0' on the same page (See Figure 15).

This means that the master can write 16 bytes to the page starting at any location on that page. If the master begins writing at location 10, and loads 12 bytes, then the first 6 bytes are written to locations 10 through 15, and the last 6 bytes are written to locations 0 through 5. Afterwards, the address counter would point to location 6 of the page that was just written. If the master supplies more than 16 bytes of data, then new data overwrites the previous data, one byte at a time.

The master terminates the Data Byte loading by issuing a STOP condition, which causes the device to begin the nonvolatile write cycle. As with the byte write operation, all inputs are disabled until completion of the internal write cycle.

STOPS AND WRITE MODES

Stop conditions that terminate write operations must be sent by the master after sending at least 1 full data byte plus the subsequent ACK signal. If a STOP is issued in the middle of a data byte, or before 1 full data byte plus its associated ACK is sent, then the device will reset itself without performing the write. The contents of the array will not be affected.

ACKNOWLEDGE POLLING

The disabling of the inputs during high voltage cycles can be used to take advantage of the typical 5ms write cycle time. Once the STOP condition is issued to indicate the end of the master's byte load operation, the device initiates the internal high voltage cycle. Acknowledge polling can be initiated immediately. To do this, the master issues a START condition followed by the Slave Address Byte for a write or read operation. If the device is still busy with the high voltage cycle then no ACK will be returned. If the device has completed the write operation, an ACK will be returned and the host can then proceed with the read or write operation (See Figure 18).

(1 to n to 16)

FIGURE 14. PAGE WRITE OPERATION

FIGURE 15. WRITING 12 BYTES TO A 16-BYTE PAGE STARTING AT LOCATION 10

FIGURE 16. RANDOM ADDRESS READ SEQUENCE

**FIGURE 17. CURRENT ADDRESS READ SEQUENCE**

FIGURE 18. ACKNOWLEDGE POLLING SEQUENCE

Serial Read Operations

Read operations are initiated in the same manner as write operations with the exception that the R/$\overline{W}$ bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads, and Sequential Reads.

RANDOM READ

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the R/$\overline{W}$ bit set to one, the master must first perform a "dummy" write operation. The master issues the START condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immediately issues another START condition and the Slave Address Byte with the R/$\overline{W}$ bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a STOP condition (See Figure 16 for the address, acknowledge, and data transfer sequence).

CURRENT ADDRESS READ

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power up, the address of the address counter is undefined, requiring a read or write operation for initialization.

Upon receipt of the Slave Address Byte with the R/$\overline{W}$ bit set to one, the device issues an acknowledge and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a STOP condition (See Figure 17 or the address, acknowledge, and data transfer sequence).

### *Operational Notes*

The device powers-up in the following state:

- The device is in the low power standby state.
- The WEL bit is set to '0'. In this state it is not possible to write to the device.
- SDA pin is the input mode.

Data Protection

The following circuitry has been included to prevent inadvertent writes:

- The WEL bit must be set to allow write operations.
- The proper clock count and bit sequence is required prior to the STOP bit in order to start a nonvolatile write cycle.
- The WP pin, when held HIGH, prevents all writes to the array and all the Register.
- A programming voltage must be applied to the V$_P$ pin prior to any programming sequence.

Packaging Information

20-Lead Quad Flat No Lead Package (Package Code: Q20)
5mm x 5mm Body with 0.65mm Lead Pitch

Note: 1. The package outline drawing is compatible with JEDEC MO-220; variations: WHHC-2, except dimensions D2 and E2.

2. The terminal #1 identifier is a laser marked feature

SYMBOLS	DIMENSIONS IN MILLIMETERS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.25	0.30	0.35
A3	0.19	0.20	0.25
D	4.90	5.00	5.10
D2	3.70	3.80	3.90
E	4.90	5.00	5.10
E2	3.70	3.80	3.90
e	—	0.65	—
L	0.35	0.40	0.45
y		—	0.08

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

For information regarding Intersil Corporation and its products, see www.intersil.com

FN8152.0
January 20, 2005