

# Dual 5V Synchronous Buck DC-DC PWM Controller for DDR Memory $V_{\text{DDQ}}$ and $V_{\text{TT}}$ Termination

## **General Description**

The RT9210 is a dual high power, high efficiency synchronous buck DC-DC controller optimized for high performance double data rate (DDR) memory applications. It is designed to convert voltage supplies ranging from 4.5V to 5.5V into efficiently 2.5V\_DDQ for powering DDR memory,  $V_{TT}$  for signal termination and a buffered amplifier for  $V_{REF}$  reference.  $V_{TT}$  tracks ( $V_{DDQ}/2$ ) to  $\pm 30$ mV, and  $V_{TT}$  accurately tracks  $V_{REF}$ . The RT9210 integrates all of the control, output adjustment, monitoring and protection functions into a single package.

The  $V_{TT}$  supply can be turned off independently of  $V_{DDQ}$  during S3 sleep mode, the  $V_{TT}$  output is maintained by a low power window regulator when V2\_SD pin being triggered high.

The RT9210 provides simple, single feedback loop, voltage mode control with fast transient response for  $V_{\rm DDQ}$  regulator. The  $V_{\rm TT}$  regulator features internal compensation that eases the circuitry design. It includes two phase-locked 300kHz sawtooth-wave oscillators which are placed 90° to minimize interference between the two PWM regulators.

The RT9210 protects against over-current conditions by inhibiting PWM operation. It also monitors the current in the  $V_{DDQ}$  regulator by using the  $R_{DS(ON)}$  of the upper MOSFET which eliminates the need for a current sensing resistor.

# **Ordering Information**

RT9210 Package Type
C: TSSOP-24
S: SOP-24
Operating Temperature Range
P: Pb Free with Commercial Standard
G: Green (Halogen Free with Commercial Standard)
Note:

RichTek Pb-free and Green products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶Suitable for use in SnPb or Pb-free soldering processes.
- ▶100% matte tin (Sn) plating.


#### **Features**

- Operating with Single 5V Supply Voltage
- High Power V<sub>DDQ</sub>, V<sub>TT</sub> and V<sub>REF</sub> for DDR Memory
- V<sub>TT</sub> Tracks (V<sub>DDQ</sub>/2) to ±30mV
- V<sub>TT</sub> Regulator Internally Compensated
- Support "S3" Sleep Mode
- Drives All Low Cost N-MOSFETs
- Voltage Mode PWM Control
- 300kHz Fixed Frequency Oscillator
- Fast Transient Response :
   Full 0% to 100% Duty Ratio
- Internal Soft-Start
- Adaptive Non-Overlapping Gate Driver
- Over-Current Fault Monitor on V<sub>CC</sub>, No Current Sense Resistor Required
- RoHS Compliant and 100% Lead (Pb)-Free

## **Applications**

- DDR Memory Termination Supply
- SSTL 2 and SSTL 3 Interfaces
- Graph Card, Motherboard, Desktop Servers
- High Power Tracking DC-DC Regulators


# **Pin Configurations**



TSSOP-24 & SOP-24



# **Typical Application Circuit**



www.richtek.com DS9210-05 March 2007



# **Functional Pin Description**

#### UGATE1 (Pin 1)

 $V_{\text{DDQ}}$  upper gate driver output. Connect to gate of the highside power N-MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.

#### BOOT1 (Pin 2)

Bootstrap supply pin for the upper gate driver. Connect the bootstrap capacitor between BOOT1 pin and the PHASE1 pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.

#### PHASE1 (Pin 3)

Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. PHASE1 is used to monitor the voltage drop across the upper MOSFET of the  $V_{\text{DDQ}}$  regulator for over-current protection.

#### VREF (Pin 4)

Buffered internal reference voltage of  $V_{DDQ}$  / 2. This output should be used to provide the reference voltage for the Northbridge chipset and DDR memory.

#### FB1 (Pin 5)

 $V_{DDQ}$  feedback voltage. This pin is the inverting input of the error amplifier. FB1 senses the  $V_{DDQ}$  through an external resistor divider network.

#### COMP1 (Pin 6)

 $V_{\text{DDQ}}$  external compensation. This pin internally connects to the output of the error amplifier and input of the PWM comparator. Use a RC + C network at this pin to compensate the feedback loop to provide optimum transient response.

#### SENSE1 (Pin 7)

This pin is connected directly to the regulated output of  $V_{\text{DDQ}}$  supply. This pin is also used as an input to create the voltage at  $V_{\text{REF}}$ .

#### VREF\_IN (Pin 8)

This pin is used as an option to overdrive the internal resistor divider network that sets the voltage for both  $V_{REF}$  and the reference voltage for the  $V_{TT}$  supply. A 100pF capacitor between VREF\_IN and ground is recommended for proper operation.

#### GNDA (Pin 9)

Signal ground for the IC. All voltage levels are measured with respect to this pin. Ties the pin directly to ground plane with the lowest impedance.

#### **BOOT2 (Pin 11)**

Bootstrap supply pin for the upper gate driver. Connect the bootstrap capacitor between BOOT2 pin and the PHASE2 pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.

#### UGATE2 (Pin 12)

 $V_{TT}$  upper gate driver output. Connect to gate of the highside power N-MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.

#### **PGND2 (Pin 13)**

Return pin for high currents flowing in low-side power N-MOSFET. Ties the pin directly to the low-side MOSFET source and ground plane with the lowest impedance.

#### LGATE2 (Pin 14)

 $V_{TT}$  lower gate driver output. Connect to gate of the low-side power N-MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turned off.

#### VCC (Pin 15)

Connect this pin to a well-decoupled 5V bias supply. It is also the positive supply for the lower gate driver, LGATE2.



#### NC (Pin 10, 16, 18)

No internal connection.

#### SENSE2 (Pin 17)

This pin is connected directly to the regulated output of  $V_{TT}$  supply. This pin is also used as the feedback pin of the  $V_{TT}$  regulator and as the regulation point for the window regulator that is enable in V2\_SD mode.

#### PGOOD (Pin 19)

PGOOD is an open-drain output used to indicate that both the  $V_{DDQ}$  and  $V_{TT}$  regulators are within normal operating voltage ranges.

#### V2\_SD (Pin 20)

A TTL compatible high level at this pin puts the  $V_{TT}$  controller into "sleep" mode. In sleep mode, both UGATE2 and LGATE2 are driven low, effectively floating the  $V_{TT}$  supply. While the  $V_{TT}$  supply "floats", it is held to about 50% of  $V_{DDQ}$  via a low current window regulator which drivers  $V_{TT}$  via the SENSE2 pin. The window regulator can overcome up to at least  $\pm 10$ mA of leakage on  $V_{TT}$ . While V2\_SD is high, PGOOD is low.

#### OCSET/SD (Pin 21)

Connect a resistor ( $R_{OCSET}$ ) from this pin to the drain of the upper MOSFET of the  $V_{DDQ}$  regulator sets the overcurrent trip point.  $R_{OCSET}$ , an internal  $40\mu A$  current source , and the upper MOSFET on-resistance,  $R_{DS(ON)}$ , set the  $V_{DDQ}$  converter over-current trip point ( $I_{OCSET}$ ) according to the following equation:

$$Iocset = \frac{40uA \times Rocset}{R_{DS(ON)} \text{ of the upper MOSFET}}$$

An over-current trip cycles the soft-start function. Pulling the pin to ground resets the device and all external MOSFETs are turned off allowing the two output voltage power rails to float.

#### **PVCC1 (Pin 22)**

4

Connect this pin to a well-decoupled 5V supply. It is also the positive supply for the lower gate driver, LGATE1.

#### LGATE1 (Pin 23)


V<sub>DDQ</sub> lower gate drive output. Connect to gate of the lowside power N-MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turned off.

#### **PGND1 (Pin 24)**

Return pin for high currents flowing in low-side power N-MOSFET. Ties the pin directly to the low-side MOSFET source and ground plane with the lowest impedance.



# **Function Block Diagram**





# Absolute Maximum Ratings (Note 1)

• Supply Voltage, V <sub>CC</sub>	
• BOOT, V <sub>BOOT</sub> - V <sub>PHASE</sub>	7V
• Input, Output or I/O Voltage	GND-0.3V to 7V
Package Thermal Resistance	
TSSOP-24, $\theta_{JA}$	100°C/W
SOP-24, $\theta_{JA}$	90°C/W
• Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
Recommended Operating Conditions (Note 3)	
• Supply Voltage, V <sub>CC</sub>	5V ± 5%

Ambient Temperature Range ----- 0°C to 70°C
 Junction Temperature Range ----- 0°C to 125°C

### **Electrical Characteristics**

 $(V_{CC} = 5V, T_A = 25^{\circ}C, unless otherwise specified)$ 

Parameter	Symbol	ymbol Test Conditions		Тур	Max	Units		
V <sub>CC</sub> Supply Current								
Nominal Supply Current	Icc	OCSET/SD = V <sub>CC</sub> , UGATE1 & 2 LGATE1 & 2 Open		5		mA		
Shutdown Supply	Iccsd	OCSET/SD = 0V		3		mA		
Power-On Reset								
POR Threshold	V <sub>CCRTH</sub>	V <sub>OCSET/SD</sub> = 4.5V, V <sub>CC</sub> Rising	3.7	4.1	4.5	V		
Hysteresis	V <sub>CCHYS</sub>	V <sub>OCSET/SD</sub> = 4.5V		0.5		V		
Reference (for V1 and V2 Error Ar	np)							
Reference Voltage (V2 Error Amp Reference)	V <sub>REF2</sub>	Sense1 = 2.5V	49.0	50.0	51.0	% Sense1		
V1 Error Amp Reference Voltage Tolerance	$\Delta V_{1EAR}$			1-	2	%		
Error Amp Reference	$V_{REF}$	V <sub>CC</sub> = 5V	0.784	0.8	0.816	>		
Oscillator								
Free Running Frequency	fosc	V <sub>CC</sub> = 5V	275	300	325	kHz		
Ramp Amplitude	ΔVosc			1.9		V <sub>P-P</sub>		
Error Amplifier								
DC Gain				90		dB		
Gain-Bandwidth Product	GBW			10		MHz		
Slew Rate	SR	COMP = 10pF		6		V/μs		

To be continued



	Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Window Re	Window Regulator							
Load Current		I <sub>LOAD</sub>			±10		mA	
Output Voltage Error		$\Delta V_{OUT}$	V2_SD = V <sub>CC</sub> , ±10mA load on V2		± 7	-	%	
PWM Contr	oller Gate Drivers							
Upper Gate	Source (UGATE1 and 2)	R <sub>UGATE</sub>	BOOT = 10V BOOT – V <sub>UGATE</sub> = 1V		7		Ω	
Upper Gate	Sink (UGATE1 and 2)	RUGATE	V <sub>UGATE</sub> = 1V		5		Ω	
Lower Gate	Source (LGATE1 and 2)	R <sub>LGATE</sub>	V <sub>CC</sub> – V <sub>LGATE</sub> = 1V		4		Ω	
Lower Gate	Sink (LGATE1 and 2)	RLGATE	V <sub>LGATE</sub> = 1V		2		Ω	
Upper Gate	Rising Time (UGATE1 and 2)	T <sub>R_UGATE</sub>	C <sub>Load</sub> = 3.3nF		70		ns	
Upper Gate	Falling Time (UGATE1 and 2)	T <sub>F_UGATE</sub>	C <sub>Load</sub> = 3.3nF		50		ns	
Lower Gate	Rising Time (LGATE1 and 2)	T <sub>R_LGATE</sub>	C <sub>Load</sub> = 3.3nF		50		ns	
Lower Gate	Falling Time (LGATE1 and 2)	T <sub>F_LGATE</sub>	C <sub>Load</sub> = 3.3nF		32		ns	
Dead Time		T <sub>DT</sub>				100	ns	
Protection								
FB1 Over-Voltage Trip		$\Delta FB_{1OVT}$	FB1 Rising	125	137.5		%	
FB1 Under-Voltage Trip		$\Delta FB_{1UVT}$	FB1 Falling		62.5	75	%	
OCSET/SD Current Source		I <sub>OCSET</sub>	V <sub>OCSET/SD</sub> = 4.5V	34	40	46	μА	
OCP Blocking Time					320	540	ns	
OCSET/SD	Logic-Low Voltage	V <sub>IL</sub>	Shutdown			0.2	V	
	Logic-High Voltage	V <sub>IH</sub>	Enable	2.0				
Soft-Start Interval T <sub>SS</sub>		T <sub>SS</sub>			4	1	ms	
Power Good								
Upper Thres	hold	V <sub>PGOOD+</sub>	FB1 & Sense2 Rising	110	115	120	%	
Lower Threshold		V <sub>PGOOD</sub> -	FB1 & Sense2 Rising	80	85	90	%	


**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. Devices are ESD sensitive. Handling precaution recommended.


**Note 3.** The device is not guaranteed to function outside its operating conditions.





# **Typical Operating Characteristics**





























































## **Applications Information**

#### Inductor

The inductor is required to supply constant current to the output load. The inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient.

A larger value of inductance reduces ripple current and voltage. However, the larger value of inductance has a larger physical size, lower output capacitor and slower transient response time.

A good rule for determining the inductance is to allow the peak-to-peak ripple current in the inductor to be approximately 30% of the maximum output current. The inductance value can be calculated by the following equation:

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times F_S \times \Delta I_{OUT}}$$

Where

V<sub>IN</sub> is the input voltage,

 $V_{\text{OUT}}$  is the output voltage,

F<sub>S</sub> is the switching frequency,

 $\Delta I_{OUT}$  is the peak-to-peak inductor ripple current.

The inductance value determines the converter's ripple current and the ripple current. The ripple voltage is calculated by the following equation:

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times F_S \times L}$$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance value raise the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the RT9210 will provide 0% to 100% duty cycle in response to a load transient.

The response time is the time required to slew the inductor current from an initial current value to the transient current level. The inductor limit input current slew rate during the load transient. Minimizing the transient response time can minimize the output capacitance required. The response time is different for application of load and removal of load to a transient. The following equations give the approximate response time for application and removal of a transient load:

$$T_{\text{Rise}} = \frac{L \times \Delta \text{Iout}}{V_{\text{IN}} - V_{\text{OUT}}} \qquad \qquad T_{\text{Fall}} = \frac{L \times \Delta \text{Iout}}{V_{\text{OUT}}}$$

Where

T<sub>Rise</sub> is the response time to the application of load,

T<sub>Fall</sub> is the response time to the removal of load,

 $\Delta I_{OUT}$  is the transient load current step.

#### **Input Capacitor**

The input capacitor is required to supply the AC current to the Buck converter while maintaining the DC input voltage. The capacitor should be chosen to provide acceptable ripple on the input supply lines. Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current. Place the small ceramic capacitors close to the MOSFETs and between the drain of Q1/Q3 and the source of Q2/Q4.

The key specifications for input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and voltage rating of 1.5 times is a conservative guideline. The RMS current rating for the input capacitor of a buck regulator should be greater than approximately 0.5 the DC load current.



#### **Output Capacitor**

The output capacitor is required to maintain the DC output voltage and supply the load transient current. The capacitor must be selected and placed carefully to yield optimal results and should be chosen to provide acceptable ripple on the output voltage.

The key specification for output capacitor is its ESR. Low ESR capacitors are preferred to keep the output voltage ripple low. The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. For transient response, a combination of low value, high frequency and bulk capacitors placed close to the load will be required. High frequency decoupling capacitors should be placed as close to the power pins of the load as possible. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor.

The capacitor value must be high enough to absorb the inductor's ripple current. The output ripple is calculated as :

$$\Delta V$$
out =  $\Delta I$ out × ESR

Another concern is high ESR induced output voltage ripple may trigger UV or OV protections will cause IC shutdown.

#### **MOSFET**

The MOSFET should be selected to meet power transfer requirements is based on maximum drain-source voltage ( $V_{DS}$ ), gate-source drive voltage ( $V_{GS}$ ), maximum output current, minimum on-resistance ( $R_{DS(ON)}$ ) and thermal management.

In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The losses can be divided into conduction and switching losses.

Conduction losses are related to the on resistance of MOSFET, and increase with the load current. Switching losses occur on each ON/OFF transition. The conduction losses are the largest component of power dissipation for both the upper and the lower MOSFETs.

For the Buck converter the average inductor current is equal to the output load current. The conduction loss is defined as:

$$P_{CD}$$
 (high side switch) =  $I_O^2 * R_{DS(ON)} * D$ 

$$P_{CD}$$
 (low side switch) =  $I_O^{2*} R_{DS(ON)}^* (1-D)$ 

The switching loss is more difficult to calculate. The reason is the effect of the parasitic components and switching times during the switching procedures such as turn-on / turn-off delays and rise and fall times. With a linear approximation, the switching loss can be expressed as :

$$P_{SW} = 0.5 * V_{DS(OFF)} * I_O * (T_{Rise} + T_{Fall}) * F$$

Where

 $V_{DS(OFF)}$  is drain to source voltage at off time,

T<sub>Rise</sub> is rise time,

T<sub>Fall</sub> is fall time,

F is switching frequency.

The total power dissipation in the switching MOSFET can be calculate as :

$$I_{O}^{2} * R_{DS(ON)}^{\phantom{DS(OFF)}} D + 0.5 * V_{DS(OFF)}^{\phantom{DS(OFF)}} I_{O}^{\phantom{DS(OFF)}} (T_{Rise} + T_{Fall}) * F$$

$$P_{Low Side Switch} = I_O^{2*} R_{DS(ON)}^* (1-D)$$

In RT9210, the VDDQ only sources current but the  $V_{TT}$  can sink and source current. When sourcing current, the upper MOSFET supports most of the switching losses. On the contrary, the lower MOSFET supports most of the switching losses when  $V_{TT}$  is sinking.

#### **Losses while Sourcing Current**

$$P_{High \, Side \, Switch} = I_{O}^{2*} R_{DS(ON)}^{*} D + 0.5 * V_{DS(OFF)}^{*} I_{O}^{*} (T_{Rise} + T_{Fall})^{*} F$$

$$P_{Low Side Switch} = I_O^2 * R_{DS(ON)} * (1-D)$$

#### **Losses while Sinking Current**


$$P_{High\ Side} = I_O^2 * R_{DS(ON)} * D$$

$$P_{Low \, Side} = I_{O}^{2} * R_{DS(ON)}^{*} (1-D) + 0.5 * V_{DS(OFF)}^{*} I_{O}^{*} (T_{Rise} + T_{Fall})^{*} F$$

For input voltages of 3.3V and 5V, conduction losses often dominate switching losses. Therefore, lowering the  $R_{\text{DS}(\text{ON})}$  of the MOSFETs always improves efficiency.

#### **Feedback Compensation**

The RT9210 is a voltage mode controller; the control loop is a single voltage feedback path including an error amplifier and PWM comparator as Figure 1 shows. In order to achieve fast transient response and accurate output regulation, a adequate compensator design is necessary. The goal of the compensation network is to provide adequate phase margin (greater than 45 degrees) and the highest 0dB crossing frequency. And to manipulate loop frequency response that its gain crosses over 0dB at a slope of -20dB/dec.



#### **Modulator Frequency Equations**

The modulator transfer function is the small-signal transfer function of  $V_{\text{OUT}}/V_{\text{E/A}}$ . This transfer function is dominated by a DC gain and the output filter (L<sub>O</sub> and C<sub>O</sub>), with a double pole

frequency at  $F_{LC}$  and a zero at  $F_{ESR}$ . The DC gain of the modulator is the input voltage ( $V_{IN}$ ) divided by the peak-to-peak oscillator voltage  $V_{RAMP}$ .

The first step is to calculate the complex conjugate poles contributed by the LC output filter.

The output LC filter introduces a double pole,—40dB/ decade gain slope above its corner resonant frequency, and a total phase lag of 180 degrees. The Resonant frequency of the LC filter expressed as follows:

$$F_{P(LC)} = \frac{1}{2\pi \times \sqrt{Lo \times Co}}$$

The next step of compensation design is to calculate the ESR zero. The ESR zero is contributed by the ESR associated with the output capacitance. Note that this requires that the output capacitor should have enough ESR to satisfy stability requirements. The ESR zero of the output capacitor expressed as follows:

$$F_{Z(ESR)} = \frac{1}{2\pi \times Co \times ESR}$$

#### **Compensation Frequency Equations**

The compensation network consists of the error amplifier and the impedance networks  $Z_C$  and  $Z_F$  as Figure 2 shows.




Figure 2

$$FP1 = 0$$

$$FZ1 = \frac{1}{2\pi \times R_2 \times C_2}$$


$$FP1 = \frac{1}{2\pi \times R_2(C_1 // C_2)}$$

Figure 3 shows the DC-DC converter's gain vs. frequency. The compensation gain uses external impedance networks  $Z_C$  and  $Z_F$  to provide a stable, high bandwidth loop.



High crossover frequency is desirable for fast transient response, but often jeopardize the system stability. In order to cancel one of the LC filter poles, place the zero before the LC filter resonant frequency. In the experience, place the zero at 75% LC filter resonant frequency. Crossover frequency should be higher than the ESR zero but less than 1/5 of the switching frequency.

The second pole be place at half the switching frequency.



#### **Layout Consideration**


The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

- 1. Even though double-sided PCB is usually sufficient for a good layout, four-layer PCB is the optimum approach to reducing the noise. Use the two internal layers as the power and GND planes, the top layer for power connections with wide, copper filled areas, and the bottom layer for the noise sensitive traces.
- 2. There are two sets of critical components in a DC-DC converter. The switching components are the most critical because they switch large amounts of energy, and therefore tend to generate large amounts of noise. The others are the small signal components that connect to sensitive nodes or supply critical bypass current and signal coupling. Make all critical component ground connections with vias to GND plane.

- 3. Use fewer, but larger output capacitors, keep the capacitors clustered, and use multiple layer traces with heavy copper to keep the parasitic resistance low. Place the output capacitors as close to the load as possible.
- 4. The inductor, output capacitor and the MOSFET should be as close to each other as possible. This helps to reduce the EMI radiated.
- 5. Place the switching MOSFET as close to the input capacitors as possible. The MOSFET gate traces to the IC must be as short, straight, and wide as possible. Use copper filled polygons on the top and bottom layers for the PHASE nodes.
- 6. Place the  $C_{\mbox{\footnotesize BOOT}}$  as close as possible to the BOOT and PHASE pins.
- 7. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. Connect to the GND pin with a single trace, and connect this local GND trace to the output capacitor GND.
- 8. Minimize the leakage current paths on the OCSET/SD pin and locate the resistor as close to the OCSET/SD pin as possible because the internal current source isonly 40uA.
- 9. In multilayer PCB, use one layer as ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.




# **Outline Dimension**



Cymhal	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.850	1.200	0.033	0.047	
A1	0.050	0.150	0.002	0.006	
A2	0.800	1.050	0.031	0.041	
b	0.190	0.300	0.007	0.012	
D	7.700	7.900	0.303	0.311	
е	0.6	650	0.0	)26	
E	6.300	6.500	0.248	0.256	
E1	4.300	4.500	0.169	0.177	
L	0.450	0.750	0.018	0.030	

24-Lead TSSOP Plastic Package





Cumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	15.189	15.596	0.598	0.614	
В	7.391	7.595	0.291	0.299	
С	2.362	2.642	0.093	0.104	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.229	0.330	0.009	0.013	
I	0.102	0.305	0.004	0.012	
J	10.008	10.643	0.394	0.419	
M	0.381	1.270	0.015	0.050	

24-Lead SOP Plastic Package

## **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

## **Richtek Technology Corporation**

Taipei Office (Marketing)

8F, No. 137, Lane 235, Paochiao Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)89191466 Fax: (8862)89191465

Email: marketing@richtek.com