

# 32-bit Microcontroller

CMOS

## FR60 MB91314A Series

### MB91314A/MB91F314

#### ■ DESCRIPTION

The FR family\* is a line of single-chip microcontrollers based on the 32-bit high-performance RISC CPU while integrating a variety of I/O resources for embedded control applications which require high-performance, high-speed CPU processing.

The FR family contains multiple channels of data slicer and communication macros, best suited for embedded applications such as TV control.

\* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of FUJITSU Limited.

#### ■ FEATURES

##### 1. FR CPU

- 32-bit RISC, load/store architecture with a five-stage pipeline
- Operating frequency 33 MHz [PLL used : Oscillation frequency 16.5 MHz : Doubled]
- 16-bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instruction set optimized for embedded applications : Memory-to-memory transfer, bit manipulation, barrel shift instructions etc.
- Instructions adapted for high-level languages : Function entry/exit instructions, multiple-register load/store instructions
- Register interlock functions : Facilitating coding in assemblers
- On-chip multiplier supported at the instruction level
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : <http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

# MB91314A Series

- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- Harvard architecture allowing program access and data access to be executed simultaneously
- Instruction prefetch feature added by a 4-word queue in the CPU
- Instruction set compatible with FR family

## 2. Simple External Bus interface

Capable of functioning 8-bit or 16-bit multiplex bus by setting with program

- Operating frequency : Max 16.5 MHz
- 8/16-bit data/address multiplex I/O
- Capable of chip-select signal output for completely independent four areas settable in 64 Kbytes minimum
- Basic bus cycle : 2 cycles
- Programmable automatic wait cycle generator capable of inserting wait cycles for each area

## 3. Internal Memory

MB91314A : 256 Kbytes Mask ROM, RAM 32 Kbytes  
MB91F314 : 512 Kbytes Flash, RAM 32 Kbytes

## 4. DMAC (DMA Controller)

- 5 channels
- Two forwarding factors (internal peripheral/software)
- Addressing mode 20/24-bit address selection (increment/decrement/fixe)
- Transfer modes (burst transfer/step transfer/block transfer)
- Selectable transfer data size : 8, 16, or 32 bits

## 5. Bit Search Module (for REALOS)

Search for the position of the bit 1/0-changed first in one word from the MSB

## 6. Reload Timer (Including 1 Channel for REALOS)

- 16-bit timer ch.6
- The internal clock is optional from 2/8/32 division

## 7. Multi function Serial Interface

- 11 channels
- Full duplex double buffer
- Capable of selecting communication mode : asynchronous (Start-Stop synchronous) communication, clock synchronous communication (8.25 Mbps Max), I<sup>2</sup>C\* standard mode (100 kbps Max), high-speed mode (400 kbps Max)
- Parity on/off selectable
- Baud rate generator per channel
- Abundant error detection functions are provided (parity, frame, and overrun)
- External clock can be used as transfer clock
- Ch.0 to ch.2 correspond to DMA transfer.
- Ch.0 to ch.2 have a pair of 16 bytes FIFO buffers for transmission and reception.
- I<sup>2</sup>C bridge feature (among channels 0, 1, and 2)
- SPI mode

(Continued)

## 8. Interrupt Controller

- A total of 24 external interrupt lines (external interrupt pins INT23 to INT0)
- Interrupt from internal peripheral
- Programmable 16 priority levels
- Available for wakeup from STOP mode

## 9. A/D converter

- 10-bit resolution, 10 channels
- Successive approximation type : conversion time : About 8.0  $\mu$ s
- Conversion mode (Single-shot conversion mode, scan conversion mode)
- Startup sources (software/external trigger)

## 10. PPG

- 4 channels
- 16-bit down counter, 16-bit data register with cycle setting buffer
- The internal clock is optional from 1/4/16/64 division
- Support for automatic cycle setting by DMA transfer
- Function for supporting remote control transmission

## 11. PWC

- 1 channel (1 input)
- 16-bit up counter
- Simple digital lowpass filter

## 12. Multi-function timer

- 4 channels
- Lowpass filter eliminating noise below a pre-set clock frequency
- Capable of pulse width measurement using seven types of clock signals
- Pin input event count function
- Interval timer function using seven types of clock signals and external input clock
- Internal HSYNC counter mode

## 13. Closed caption decoder feature

- 1 channel
- CC decoder function
- ID-1 (480i/480p) decoder function

## 14. Other interval timers

- Watch timer (32 kHz, Count up to 2 seconds)
- Watchdog timer

## 15. I/O port

Max 78 ports

*(Continued)*

# MB91314A Series

(Continued)


## 16. Other features

- Internal oscillator circuit as a clock source
- $\overline{\text{INIT}}$  is prepared as a reset terminal
- Watchdog timer reset and software reset are available
- Stop and sleep modes supported as low-power consumption modes
- Gear function
  - Built-in time base timer
  - 5 V tolerant I/O (some pins)
- Package LQFP-120, 0.50 mm pitch, 16.0 mm × 16.0 mm
- CMOS technology (0.18 $\mu\text{m}$ )
- Power supply voltage 3.3 V  $\pm$  0.3 V, 1.8 V  $\pm$  0.15 V dual-power

\* : Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

## PIN ASSIGNMENT

(TOP VIEW)



# MB91314A Series

## ■ PIN DESCRIPTION

Pin no.	Pin name	I/O circuit type*	Description
1	VSS	—	GND pin
2	VDDI	—	1.8 V power supply
3	P23	D	General-purpose I/O port
	SIN1		Multi function serial 1 serial data input pin
4	P24	L	General-purpose I/O port
	SOT1/SDA1 (I <sup>2</sup> C bridge)		Multi function serial 1 serial data output pin I <sup>2</sup> C data I/O pin
5	P25	L	General-purpose I/O port
	SCK1/SCL1 (I <sup>2</sup> C bridge)		Multi function serial 1 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
6	P26	D	General-purpose I/O port
	SIN2		Multi function serial 2 serial data input pin
7	P27	L	General-purpose I/O port
	SOT2/SDA2 (I <sup>2</sup> C bridge)		Multi function serial 2 serial data output pin I <sup>2</sup> C data I/O pin
8	P30	L	General-purpose I/O port
	SCK2/SCL2 (I <sup>2</sup> C bridge)		Multi function serial 2 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
9	P31	D	General-purpose I/O port
	TOT0		Output pin for reload timer
10	P32	D	General-purpose I/O port
	TOT1		Output pin for reload timer
11	P33	D	General-purpose I/O port
	TOT2		Output pin for reload timer
12	P34	D	General-purpose I/O port
	TIN0		Event input pin for reload timer
13	P35	D	General-purpose I/O port
	TIN1		Event input pin for reload timer
14	P36	D	General-purpose I/O port
	TIN2		Event input pin for reload timer
15	P37	D	General-purpose I/O port
	RIN		PWC input pin
16	P40	B	General-purpose I/O port
	TMO0		Multifunction timer output
	INT16		External interrupt request input pin
17	P41	B	General-purpose I/O port
	TMO1		Multifunction timer output
	INT17		External interrupt request input pin

(Continued)

# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
18	P42	B	General-purpose I/O port
	TMO2		Multifunction timer output
	INT18		External interrupt request input pin
19	P43	B	General-purpose I/O port
	TMO3		Multifunction timer output
	INT19		External interrupt request input pin
20	P44	B	General-purpose I/O port
	TMI0		Multifunction timer input
	INT20		External interrupt request input pin
21	P45	B	General-purpose I/O port
	TMI1		Multifunction timer input
	INT21		External interrupt request input pin
	SIN10		Multi function serial 10 serial data input pin
22	P46	B	General-purpose I/O port
	TMI2		Multifunction timer input
	INT22		External interrupt request input pin
	SOT10/SDA10		Multi function serial 10 serial data output pin I <sup>2</sup> C data I/O pin
23	P47	B	General-purpose I/O port
	TMI3		Multifunction timer input
	INT23		External interrupt request input pin
	SCK10/SCL10		Multi function serial 10 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
24	P60	C	General-purpose I/O port
	TOT3		Output pin for reload timer
	TRG2		PPG trigger input
25	P61	C	General-purpose I/O port
	TOT4		Output pin for reload timer
	TRG3		PPG trigger input
26	P62	C	General-purpose I/O port
	TOT5		Output pin for reload timer
	RDY		External ready input pin
27	P63	C	General-purpose I/O port
	TIN3		Event input pin for reload timer
	CLK		External clock output pin
28	P64	C	General-purpose I/O port
	TIN4		Event input pin for reload timer

(Continued)

# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
29	P65	C	General-purpose I/O port
	TIN5		Event input pin for reload timer
30	VDDE	—	3.3 V power supply
31	VSS	—	GND pin
32	VDDC	—	Data slicer power supply
33	VSSC	—	Data slicer ground
34	VIN	N	Data slicer input
35	VCI	N	VCO control voltage input
36	CPO	N	Charge pump output
37	VDDP	—	Dot clock PLL power supply
38	VSSP	—	Dot clock PLL ground
39	HSYNC	M	Horizontal synchronous input
40	VDDE	—	3.3 V power supply
41	VSS	—	Ground pin
42	AVSS	—	Analog ground pin for A/D converter
43	AVRH	—	Analog reference power voltage input pin for A/D converter
44	AVCC	—	Analog power supply input pin for A/D converter
45	PD0	L	General-purpose I/O port
	AN0		A/D converter analog input pin
46	PD1	L	General-purpose I/O port
	AN1		A/D converter analog input pin
47	PD2	L	General-purpose I/O port
	AN2		A/D converter analog input pin
48	PD3	L	General-purpose I/O port
	AN3		A/D converter analog input pin
49	PD4	L	General-purpose I/O port
	AN4		A/D converter analog input pin
50	PD5	L	General-purpose I/O port
	AN5		A/D converter analog input pin
51	PD6	L	General-purpose I/O port
	AN6		A/D converter analog input pin
52	PD7	L	General-purpose I/O port
	AN7		A/D converter analog input pin
53	PE0	L	General-purpose I/O port
	AN8		A/D converter analog input pin
	INT0		External interrupt request input pin

(Continued)



# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
54	PE1	L	General-purpose I/O port
	AN9		A/D converter analog input pin
	PPG0		Output pin for PPG
	INT1		External interrupt request input pin
55	PE2	B	General-purpose I/O port
	PPG1		Output pin for PPG
	INT2		External interrupt request input pin
	ATRG		Trigger input pin for A/D converter
56	PE3	B	General-purpose I/O port
	PPG2		Output pin for PPG
	INT3		External interrupt request input pin
57	VDDE	—	3.3 V power supply
58	$\overline{\text{INIT}}$	G	Initial reset pin
59	X0A	A	Sub clock input
60	X1A	A	Sub clock I/O
61	VSS	—	Ground pin
62	X1	A	Main clock I/O
63	X0	A	Main clock input
64	VDDI	—	1.8 V power supply
65	MD0	F	Input pins for specifying the operating mode
66	MD1	F	
67	MD2	F	
68	PE4	B	General-purpose I/O port
	PPG3		Output pin for PPG
	INT4		External interrupt request input pin
69	PE5	B	General-purpose I/O port
	SIN8		Multi function serial 8 serial data input pin
	INT5		External interrupt request input pin
70	PE6	B	General-purpose I/O port
	SOT8/SDA8		Multi function serial 8 serial data output pin I <sup>2</sup> C data I/O pin
	INT6		External interrupt request input pin
71	PE7	B	General-purpose I/O port
	SCK8/SCL8		Multi function serial 8 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
	INT7		External interrupt request input pin
72	PC0	B	General-purpose I/O port
	SIN9		Multi function serial 9 serial data input pin

(Continued)

# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
73	PC1	B	General-purpose I/O port
	SOT9/SDA9		Multi function serial 9 serial data output pin I <sup>2</sup> C data I/O pin
74	PC2	B	General-purpose I/O port
	SCK9/SCL9		Multi function serial 9 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
75	PC3	B	General-purpose I/O port
76	PC4	B	General-purpose I/O port
	PPGA		Output pin for PPG
77	PC5	B	General-purpose I/O port
	PPGB		Output pin for PPG
78	PC6	B	General-purpose I/O port
	TRG0		PPG trigger input
79	PC7	B	General-purpose I/O port
	TRG1		PPG trigger input
80	$\overline{\text{TRST}}$	G	Reset pin for development tool
81	ICD0	K	Data pin for development tool
82	ICD1	K	
83	ICD2	K	
84	ICD3	K	
85	ICS0	H	Status pin for development tool
86	ICS1	H	
87	ICS2	H	
88	ICLK	H	Clock pin for development tool
89	IBREAK	I	Break pin for development tool
90	VDDE	—	3.3 V power supply
91	VSS	—	GND pin
92	VDDI	—	1.8 V power supply
93	P00	C	General-purpose I/O port
	D00		External address/ data bus I/O pin
	SIN3		Multi function serial 3 serial data input pin
	INT8		External interrupt request input pin
94	P01	C	General-purpose I/O port
	D01		External address/ data bus I/O pin
	SOT3/SDA3		Multi function serial 3 serial data output pin I <sup>2</sup> C data I/O pin
	INT9		External interrupt request input pin

(Continued)

# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
95	P02	C	General-purpose I/O port
	D02		External address/ data bus I/O pin
	SCK3/SCL3		Multi function serial 3 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
	INT10		External interrupt request input pin
96	P03	C	General-purpose I/O port
	D03		External address/ data bus I/O pin
	SIN4		Multi function serial 4 serial data input pin
	INT11		External interrupt request input pin
97	P04	C	General-purpose I/O port
	D04		External address/ data bus I/O pin
	SOT4/SDA4		Multi function serial 4 serial data output pin I <sup>2</sup> C data I/O pin
	INT12		External interrupt request input pin
98	P05	C	General-purpose I/O port
	D05		External address/ data bus I/O pin
	SCK4/SCL4		Multi function serial 4 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
	INT13		External interrupt request input pin
99	P06	C	General-purpose I/O port
	D06		External address/ data bus I/O pin
	SIN5		Multi function serial 5 serial data input pin
	INT14		External interrupt request input pin
100	P07	C	General-purpose I/O port
	D07		External address/ data bus I/O pin
	SOT5/SDA5		Multi function serial 5 serial data output pin I <sup>2</sup> C data I/O pin
	INT15		External interrupt request input pin
101	P10	C	General-purpose I/O port
	D08		External address/ data bus I/O pin
	SCK5/SCL5		Multi function serial 5 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
102	P11	C	General-purpose I/O port
	D09		External address/ data bus I/O pin
	SIN6		Multi function serial 6 serial data input pin
103	P12	C	General-purpose I/O port
	D10		External address/ data bus I/O pin
	SOT6/SDA6		Multi function serial 6 serial data output pin I <sup>2</sup> C data I/O pin

(Continued)

# MB91314A Series

Pin no.	Pin name	I/O circuit type*	Description
104	P13	C	General-purpose I/O port
	D11		External address/ data bus I/O pin
	SCK6/SCL6		Multi function serial 6 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
105	P14	C	General-purpose I/O port
	D12		External address/ data bus I/O pin
	SIN7		Multi function serial 7 serial data input pin
106	P15	C	General-purpose I/O port
	D13		External address/ data bus I/O pin
	SOT7/SDA7		Multi function serial 7 serial data output pin I <sup>2</sup> C data I/O pin
107	P16	C	General-purpose I/O port
	D14		External address/ data bus I/O pin
	SCK7/SCL7		Multi function serial 7 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
108	P17	C	General-purpose I/O port
	D15		External address/ data bus I/O pin
109	P50	C	General-purpose I/O port
	$\overline{CS0}$		External chip select
	PPG0		Output pin for PPG
110	P51	C	General-purpose I/O port
	$\overline{CS1}$		External chip select
	PPG1		Output pin for PPG
111	P52	C	General-purpose I/O port
	$\overline{CS2}$		External chip select
	PPG2		Output pin for PPG
112	P53	C	General-purpose I/O port
	$\overline{CS3}$		External chip select
	PPG3		Output pin for PPG
113	P54	C	General-purpose I/O port
	$\overline{AS}$		External address strobe output pin
114	P55	C	General-purpose I/O port
	$\overline{RD}$		External read strobe output pin
115	P56	C	General-purpose I/O port
	$\overline{WR0}$		External data bus write strobe output pin
116	P57	C	General-purpose I/O port
	$\overline{WR1}$		External data bus write strobe output pin

(Continued)

# MB91314A Series




(Continued)

Pin no.	Pin name	I/O circuit type*	Description
117	P20	D	General-purpose I/O port
	SIN0		Multi function serial 0 serial data input pin
118	P21	D	General-purpose I/O port
	SOT0/SDA0 (I <sup>2</sup> C bridge)		Multi function serial 0 serial data output pin I <sup>2</sup> C data I/O pin
119	P22	D	General-purpose I/O port
	SCK0/SCL0 (I <sup>2</sup> C bridge)		Multi function serial 0 serial communication clock I/O pin I <sup>2</sup> C clock I/O pin
120	VDDE	—	3.3 V power supply

\* : For the I/O circuit type, refer to “■ I/O CIRCUIT TYPE”.





# MB91314A Series

## ■ I/O CIRCUIT TYPE

Type	Circuit type	Remarks
A		<ul style="list-style-type: none"> <li>• Oscillation circuit</li> <li>• Built-in feedback resistance X0 pin – X1 pin : 1 MΩ X0A pin – X1A pin : No</li> </ul>
B		<ul style="list-style-type: none"> <li>• CMOS level output <math>I_{OH} = 4\text{mA}</math></li> <li>• CMOS level hysteresis input <math>V_{IH} = 0.7 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• 5 V tolerant</li> </ul>
C		<ul style="list-style-type: none"> <li>• CMOS level output <math>I_{OH} = 4\text{mA}</math></li> <li>• CMOS level hysteresis input <math>V_{IH} = 0.8 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• With pull-up resistor (33 kΩ)</li> </ul>




(Continued)

# MB91314A Series

Type	Circuit type	Remarks
D		<ul style="list-style-type: none"> <li>• CMOS level output <math>I_{OH} = 4 \text{ mA}</math></li> <li>• CMOS level hysteresis input <math>V_{IH} = 0.8 \times V_{DDE}</math></li> <li>• With standby control</li> <li>• Without pull-up resistor</li> </ul>
F		<ul style="list-style-type: none"> <li>• CMOS level input</li> <li>• Without standby control</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• With pull-up resistor</li> </ul>
H		CMOS level output

(Continued)



# MB91314A Series

Type	Circuit type	Remarks
I	 <p>The diagram shows a CMOS input stage. A pull-down resistor is connected to the input node. The input node is connected to the gates of both an N-channel MOSFET and a P-channel MOSFET. The gates of both MOSFETs are also connected to each other. The source of the N-channel MOSFET is connected to ground, and the source of the P-channel MOSFET is connected to VDD. The drain of the P-channel MOSFET is connected to VDD, and the drain of the N-channel MOSFET is connected to ground. A digital input terminal is connected to the input node through an inverter.</p>	<ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• With pull-down resistor</li> <li>• Without standby control</li> </ul>
K	 <p>The diagram shows a CMOS level output stage. A pull-down resistor is connected to the output node. The output node is connected to the gates of both an N-channel MOSFET and a P-channel MOSFET. The gates of both MOSFETs are also connected to each other. The source of the N-channel MOSFET is connected to ground, and the source of the P-channel MOSFET is connected to VDD. The drain of the P-channel MOSFET is connected to VDD, and the drain of the N-channel MOSFET is connected to the output node. Digital output terminals are connected to the output node. A digital input terminal is connected to the input node through an inverter.</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level input</li> <li>• Without standby control</li> <li>• With pull-down resistor</li> </ul>
L	 <p>The diagram shows a CMOS level output stage with standby control. A pull-down resistor is connected to the output node. The output node is connected to the gates of both an N-channel MOSFET and a P-channel MOSFET. The gates of both MOSFETs are also connected to each other. The source of the N-channel MOSFET is connected to ground, and the source of the P-channel MOSFET is connected to VDD. The drain of the P-channel MOSFET is connected to VDD, and the drain of the N-channel MOSFET is connected to the output node. Digital output terminals are connected to the output node. A digital input terminal is connected to the input node through an inverter. A control terminal is connected to the gates of both MOSFETs. A standby control terminal is connected to the input node through an AND gate. An analog input with switch is connected to the input node through a switch and a pull-down resistor.</p>	<ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS level hysteresis input</li> <li>• With standby control</li> <li>• Analog input with switch</li> </ul>

(Continued)



(Continued)

Type	Circuit type	Remarks
M	 <p>The diagram shows a CMOS input stage. A square box representing the external input is connected to the gate of a P-channel MOSFET (P-ch) and the gate of an N-channel MOSFET (N-ch). The source of the P-ch MOSFET is connected to a supply rail (indicated by a horizontal line with a vertical tick), and its drain is connected to the input node. The source of the N-ch MOSFET is connected to ground (indicated by three horizontal lines), and its drain is also connected to the input node. A resistor is connected between the supply rail and the input node. The input node is also connected to the input of a digital input buffer, represented by a triangle with a '1' inside and an arrow pointing to the right, labeled "Digital input".</p>	<ul style="list-style-type: none"> <li>• CMOS level hysteresis input</li> <li>• Without standby control</li> </ul>
N	 <p>The diagram shows a CMOS input stage. A square box representing the external input is connected to the gate of a P-channel MOSFET (P-ch) and the gate of an N-channel MOSFET (N-ch). The source of the P-ch MOSFET is connected to a supply rail (indicated by a horizontal line with a vertical tick), and its drain is connected to the input node. The source of the N-ch MOSFET is connected to ground (indicated by three horizontal lines), and its drain is also connected to the input node. There is no pull-up resistor in this configuration.</p>	<p>Analog pin</p>

# MB91314A Series

## ■ HANDLING DEVICES

- Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage greater than  $V_{DDE}$  or  $V_{DDI}$ , or less than  $V_{SS}$  is applied to input and output pins or if an above-rating voltage is applied between  $V_{DDE}$  or  $V_{DDI}$  pins and  $V_{SS}$  pin. A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

- Treatment of Unused Input Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

- About power supply pins

If more than one  $V_{DDE}$  or  $V_{DDI}$  or  $V_{SS}$  pin exists, those that must be kept at the same potential are designed to be connected to one other inside the device to prevent malfunctions such as latch-up. Be sure to connect the pins to a power supply and ground external to the device to minimize undesired electromagnetic radiation, prevent strobe signal malfunctions due to an increase in ground level, and conform to the total output current rating. Given consideration to connecting the current supply source to  $V_{DDE}$  or  $V_{DDI}$  and  $V_{SS}$  pin of the device at the lowest impedance possible.

It is also recommended that a ceramic capacitor of around 0.1  $\mu\text{F}$  be connected between  $V_{DDE}$  or  $V_{DDI}$  and  $V_{SS}$  pin at circuit points close to the device as a bypass capacitor.

- About Crystal oscillator circuit

Noise near the X0, X1, X0A and X1A pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, X0A and X1A pins the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0, X1, X0A and X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- About Mode pins (MD0 to MD2)

These pins should be connected directly to  $V_{DDE}$  or  $V_{SS}$  pins. To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and  $V_{DDE}$  or  $V_{SS}$  pins is as short as possible and the connection impedance is low.

- Operation at start-up

Always use the  $\overline{\text{INIT}}$  pin to perform a setting initialization reset (INIT) after turning on the power.

Immediately after the power supply is turned on, hold the Low level input to the  $\overline{\text{INIT}}$  pin for the stabilization wait time required for the oscillator circuit to take the oscillation stabilization wait time for the oscillator circuit (For INIT via the INIT pin, the oscillation stabilization wait time setting is initialized to the minimum value).

- Source oscillation input at power on

When turning on the power, always input the clock for the duration of the oscillation stabilization delay time.

# MB91314A Series

- Notes on the turning on/off VDDI pin (1.8 V internal power supply) and VDDE pin (3.3 V external pin power supply)

Do not apply only VDDE pin (external) voltage continuously (more than one minute) with VDDI pin (internal) disconnected as it adversely affects the reliability of the LSI.

When VDDE pin (external) returns from the OFF state to the ON state, the circuit may fail to hold its internal state, for example, due to power supply noise.


Power on	VDD pin (internal) → Analog → VDDE pin (external) → signal
Power off	Signal → VDDE pin (external) → Analog → VDDI pin (internal)

When the power is turned on, the output pin may remain unstable until the internal power supply becomes stable.

- About the attention when the external clock is used


To use an external clock, in principle, supply the X1 (X1A) pin with a clock signal inverted in phase from the X0 (X0A) pin at the same time. However, in this case the stop mode (oscillator stop mode) must not be used. (This is because the X1 (X1A) pin stops at “H” output in STOP mode.) At 12.5 MHz or less, the device can be used only with the X0 (X0A) pin supplied with clock signals.

## Using an External Clock (Normal Method)



The STOP mode (oscillation stop mode) cannot be used.

## Using an External Clock (available at 12.5 MHz or less)




Note : With respect to the X0 (X0A) signal, design X1 such that the delay is within 15 ns at 10 MHz.

# MB91314A Series

- AVCC pin

The device has an internal A/D converter. A capacitor of approximately 0.1 $\mu$ F must be connected between the AVCC pin and AVSS pin.



- Notes when the emulator is not used

To operate the evaluation MCU on the user system without connecting the emulator, treat each input pin on the evaluation MCU connected to the emulator interface on the user system as shown below.

#### Emulator Interface Pin Treatment

Evaluation MCU pin name	Pin operation
$\overline{\text{TRST}}$	Connected to the reset output circuit on the user system.
$\overline{\text{INIT}}$	Connected to the reset output circuit on the user system.
Others	Open

- Note on operation with the PLL clock selected

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

## ■ RESTRICTIONS

### 1) Clock control block

Take the oscillation stabilization wait time during “L” level input to the  $\overline{\text{INIT}}$  pin.

### 2) Bit Search Module

The bit search data register for 0-detection (BSD0), and bit search data register for 1-detection (BSD1), and bit search data register for change point detection (BSDC) are only word-accessible.

### 3) I/O port

Ports are accessed only in bytes.

### 4) Low Power Consumption Mode

- To place the device in standby mode, use the synchronous standby mode (set with bit 8 (SYNCS bit) of the timebase counter control register, TBCR) and be sure to use the following sequence:

```
(ldi  #value_of_standby, r0)
(ldi  #_STCR, r12)
stb   r0, @r12 // set STOP/SLEEP bit
ldub  @r12, r0 // Must read STCR
ldub  @r12, r0 // after reading, go into standby mode
nop                    // Must insert NOP *5
nop
nop
nop
nop
```

- Please do not do the following when the monitor debugger is used.
  - Setting of the break point to the above-mentioned instruction row.
  - Execution of the step for the above-mentioned instruction row.

# MB91314A Series

## 5) Notes on the PS register

Since some instructions write the information to PS register early time, the following exception operations may cause a break to occur in an interrupt processing routine when using the debugger or the updating of the PS flag. In either case, the processing is conducted properly again after return from an EIT, the operations before and after the EIT are designed to perform as specified.

- The following operations may be performed when the instruction immediately followed by a DIV0U/DIV0S instruction results in (a) acceptance of a user interrupt, (b) single-stepping, or (c) a break in response to a data event or emulator menu:
  - (1) D0 and D1 flags are updated in advance.
  - (2) An EIT handling routine (user interrupt, NMI, or emulator) is executed.
  - (3) Upon returning from the EIT, the DIV0U/DIV0S instructions are executed and the D0/D1 flags are updated back to the original value held before step (1).
- When a user interrupt source exists, executing either of the OR CCR, ST LIM and MOV Ri and PS instructions to enable the interrupt results in the following operations:
  - (1) The PS register is updated in advance.
  - (2) An EIT handling routine (user interrupt) is executed.
  - (3) Upon returning from the EIT, the above instructions are executed and the PS registers are updated back to the original value held before step (1).

## 6) Watchdog timer

The watchdog timer integrated in this model monitors the program to check that it delays a reset within a certain period of time and, if the program runs out of control and fails to delay the reset, resets the CPU in place. Once the watchdog timer is enabled, it keeps running until reset. As an exception, the watchdog timer delays the reset automatically when a condition which stops program execution by the CPU develops. For those conditions which correspond to this exception, refer to the function description of the watchdog timer in "HARDWARE MANUAL". A watchdog reset may not be generated in the above situation caused by the system running out of control. In that case, please reset (INIT) by external  $\overline{\text{INIT}}$  terminal.

## 7) Notes on using the A/D converter


Although this series contains an A/D converter, do not apply a higher voltage to AVCC pin than to VDDE pin.

## 8) Software reset in synchronous mode

When using the software reset in synchronous mode, the following two conditions should be satisfied before setting "0" to the SRST bit in STCR (standby control register) .

- Set the interrupt enable flag (I-Flag) to the interrupt disable (I-Flag = 0) .
- Do not use NMI.

## ■ BLOCK DIAGRAM



# MB91314A Series

## ■ CPU AND CONTROL UNIT

### Internal architecture

The FR family of CPUs is a line of high-performance cores providing advanced instructions for embedded applications based on the RISC architecture.

### 1. Features

- RISC architecture adopted. Basic instructions : Executed at one instruction per cycle
- 32-bit architecture
  - General purpose registers : 32 bits × 16
- Four Gbytes of linear memory space
- Multiplier integrated
  - 32-bit × 32-bit multiplication : 5 cycles
  - 16-bit × 16-bit multiplication : 3 cycles
- Enhanced interrupt servicing
  - High-speed response (6 cycles)
  - Multi-level interrupt support
  - Level mask feature (16 levels)
- Enhanced I/O manipulation instructions
  - Memory-to-memory transfer instructions
  - Bit manipulation instructions
- High code efficiency
  - Basic instruction word length : 16 bits
- Lower-power consumption
  - Sleep mode/stop mode
  - Gear function




## 2. Internal architecture

The FR family of CPUs has a Harvard architecture in which the instruction bus and data bus are separated.

The 32-bit ↔ 16-bit bus converter is connected to the 32-bit bus (F-bus) to provide an interface between the CPU and peripheral resources.


The Harvard ↔ Princeton bus converter is connected to both of the I-bus and D-bus, providing an interface between the CPU and the bus controller.



# MB91314A Series


## 3. Programming model

- Programming model



## 4. Register

- General purpose registers



Registers R0 to R15 are general purpose registers. The registers are used as the accumulator and memory access pointers for CPU operations.

Of these 16 registers, the registers listed below are intended for special applications, for which some instructions are enhanced.


- R13 : Virtual accumulator (AC)
- R14 : Frame pointer (FP)
- R15 : Stack pointer (SP)

The initial values of R0 to R14 after a reset are indeterminate. R15 is initialized to 00000000H (SSP value).

- PS (Program Status)


This register holds the program status and is divided into the ILM, SCR, and CCR.

All of undefined bits are reserved bits. Reading these bits always returns 0. Writing to them has no effect.



# MB91314A Series

## • CCR (Condition Code Register)



S : Stack flag

- Cleared to 0 at a reset.
- Set the flag to 0 for execution of the RETI instruction.

I : Interrupt Enable flag

Cleared to 0 at a reset.

N : Negative flag

Initial state by reset is irregular.

Z : Zero flag

Initial state by reset is irregular.


V : Overflow flag

Initial state by reset is irregular.

C : Carrying flag

Initial state by reset is irregular.

## • SCR (System Condition code Register)



D1, D0 : Flag for step division


Stores intermediate data for stepwise division operations.

T : Step trace trap flag

A flag specifying whether the step trace trap function is enabled or not.


- The emulator uses the step trace trap function. The function cannot be used by the user program when using the emulator.

## • ILM (Interrupt Level Mask Register)



This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Initialized to 15 (01111<sub>B</sub>) by a reset.


- PC (Program Counter)



The program counter contains the address of the instruction currently being executed.

The initial value after a reset is indeterminate.


- TBR (Table Base Register)



The table base register contains the start address of the vector table used for servicing EIT events.

The initial value after a reset is 000FFC00H.

- RP (Return Pointer)




The return pointer contains the address to which to return from a subroutine.

When the CALL instruction is executed, the value in the PC is transferred to the RP.

When the RET instruction is executed, the value in the RP is transferred to the PC.

The initial value after a reset is indeterminate.

- SSP (System Stack Pointer)



The SSP is the system stack pointer.

The SSP functions as R15 when the S flag is "0".


The SSP can be explicitly specified.

The SSP is also used as the stack pointer that specifies the stack for saving the PS and PC when an EIT event occurs.

The initial value after a reset is 00000000H.


# MB91314A Series

- USP (User Stack Pointer)



- The USP is the user stack pointer.
- The USP functions as R15 when the S flag is "1".
- The USP can be explicitly specified.
- The initial value after a reset is indeterminate.
- This pointer cannot be used by the RETI instruction.

- MDH, MDL (Multiply & Divide result register)



- These registers hold the results of a multiplication or division. Each of them is 32-bit long.
- The initial value after a reset is indeterminate.

## ■ MODE SETTINGS

The FR family sets the operation mode using mode pins (MD2, MD1, and MD0) and a mode register (MODR).

### 1. Mode Pins


The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

Mode Pins			Mode name	Reset vector access area
MD2	MD1	MD0		
0	0	0	Internal ROM mode vector	Internal

Note: Values other than those listed in the table are prohibited.

### 2. Mode Register (MODR)

- Detailed explanation of register



Data written to the mode register by mode vector fetch is referred to as mode data.

When the mode register is set, the operation mode set in this register is used for operation.

The mode register is set when any reset source occurs.


Mode data cannot be written by the user program.

Note : Conventionally, the address (000007FF<sub>H</sub>) of the mode register for the FR family holds nothing.

The register can be updated in emulator mode. In this case, please use the instruction of the data transfer for the 8-bit length.

Any 16/32-bit length transfer instruction cannot be used to write data to the mode register.

- Detailed explanation of mode data



[bit 7 to bit 2] Reserved bits

Be sure to set these bits to "000001<sub>B</sub>".

Setting the bits to any value other than "000001<sub>B</sub>" may result in an unpredictable operation.

# MB91314A Series

[bit 1, bit 0] WTH1, WTH0 (bus width setting bits)

Used to set the bus width to be used in external bus mode.

When the operation mode is the external bus mode, this value is set in bits BW1 and BW0 in AMD0 (CS0 area).

<b>WTH1</b>	<b>WTH0</b>	<b>Function</b>	<b>Remarks</b>
0	0	8-bit bus width	External bus mode
0	1	16-bit bus width	External bus mode
1	0	—	Setting disabled
1	1	Single chip mode	Single chip mode



## ■ MEMORY SPACE

### 1. Memory space

The FR family has 4 Gbytes of logical address space ( $2^{32}$  addresses) linearly accessible to the CPU.

#### Direct Addressing Areas


The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The direct area varies depending on the size of data to be accessed as follows:

- Byte data access : 000H to 0FFH
- Half word data access : 000H to 1FFH
- Word data access : 000H to 3FFH

### 2. Memory Map



# MB91314A Series

	Single chip mode	Internal ROM external bus mode	
0000 0000H	I/O	I/O	] Direct addressing area Refer to "■ I/O Map".
0000 0400H	I/O	I/O	
0001 0000H	Access disallowed	Access disallowed	
0003 8000H	Internal RAM 32 Kbytes	Internal RAM 32 Kbytes	
0004 0000H	Access disallowed	Access disallowed	
0005 0000H		External area	
0008 0000H	Mask ROM 256 Kbytes	Mask ROM 256 Kbytes	
000C 0000H		Access disallowed	
0020 0000H	Access disallowed	External area	
007F FFFFH		Access disallowed	
FFFF FFFFH			


(MB91314A)

## ■ I/O MAP

The following table shows the correspondence between the memory space area and each register of the peripheral resource.

### [How to read the table]

Address	Register				Block
	+0	+1	+2	+3	
000000 <sub>H</sub>	PDR0 [R/W] XXXXXXXX	PDR1 [R/W] XXXXXXXX	PDR2 [R/W] XXXXXXXX	PDR3 [R/W] XXXXXXXX	T-unit Port data register



Note : The bit values in the register represent the following initial values:

- "1" : initial values "1"
- "0" : initial values "0"
- "X" : initial values "X"
- "-" : No physical register at this location

Access is barred with an undefined data access attribute.

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000000 <sub>H</sub>	PDR0 [R/W] B, H XXXXXXXX	PDR1 [R/W] B, H XXXXXXXX	PDR2 [R/W] B, H XXXXXXXX	PDR3 [R/W] B, H XXXXXXXX	Port data register
000004 <sub>H</sub>	PDR4 [R/W] B, H XXXXXXXX	PDR5 [R/W] B, H XXXXXXXX	PDR6 [R/W] B, H --XXXXXX	—	
000008 <sub>H</sub>	—				
00000C <sub>H</sub>	PDRC [R/W] B, H XXXXXXXX	PDRD [R/W] B, H XXXXXXXX	PDRE [R/W] B, H XXXXXXXX	—	
000010 <sub>H</sub> to 00001C <sub>H</sub>	—				Reserved
000020 <sub>H</sub>	ADCTH[R/W] XXXXXX00	ADCTL[R/W] 00000X00	ADCH[R/W] 00000000 00000000		10-bit A/D converter
000024 <sub>H</sub>	ADAT0[R] XXXXXX00 00000000		ADAT1[R] XXXXXX00 00000000		
000028 <sub>H</sub>	ADAT2[R] XXXXXX00 00000000		ADAT3[R] XXXXXX00 00000000		
00002C <sub>H</sub>	ADAT4[R] XXXXXX00 00000000		ADAT5[R] XXXXXX00 00000000		
000030 <sub>H</sub>	ADAT6[R] XXXXXX00 00000000		ADAT7[R] XXXXXX00 00000000		
000034 <sub>H</sub>	ADAT8[R] XXXXXX00 00000000		ADAT9[R] XXXXXX00 00000000		
000038 <sub>H</sub> to 00003C <sub>H</sub>	—				
000040 <sub>H</sub>	EIRR0 [R/W] 00000000	ENIR0 [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		Ext. INT 0 to INT7
000044 <sub>H</sub>	DICR [R/W] 00000000	HRCL [R, R/W] 0--11111	—		DLY / I-unit
000048 <sub>H</sub>	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload timer 0
00004C <sub>H</sub>	—		TMCSR0 [R, RW] 00000000 00000000		
000050 <sub>H</sub>	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload timer 1
000054 <sub>H</sub>	—		TMCSR1 [R, RW] 00000000 00000000		

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000058H	TMRLR2 [W] XXXXXXXX XXXXXXXX		TMR2 [R] XXXXXXXX XXXXXXXX		Reload timer 2
00005CH	—		TMCSR2 [R, RW] 00000000 00000000		
000060H	SCR0 [R, R/W] 0--00000	SMR0 [W, R/W] 00000000	SSR0 [R, R/W] 0-000011	ESCR0 [R/W] --000000	Multi function Serial interface 0 FIFO0
000064H	RDR0/TRD0 [R/W] -----0 00000000		BGR01 [R/W] 00000000	BGR00 [R/W] 00000000	
000068H	ISMK0 [R/W] 01111110	IBSA [R/W] 00000000	FCR01 [R/W] 00000000	FCR00 [R/W] 00000000	
00006CH	FBYTE01 [R/W] 00000000	FBYTE00 [R/W] 00000000	—		
000070H	SCR1/IBCR1 [R, R/W] 0--00000	SMR1 [W, R/W] 00000000	SSR1 [R, R/W] 0-000011	ESCR1/IBSR1 [R/W] --000000	
000074H	RDR1/TRD1 [R/W] -----0 00000000		BGR11 [R/W] 00000000	BGR10 [R/W] 00000000	Multi function Serial interface 1 FIFO1
000078H	ISMK1 [R/W] 01111110	IBSA1 [R/W] 00000000	FCR11 [R/W] 00000000	FCR10 [R/W] 00000000	
00007CH	FBYTE11 [R/W] 00000000	FBYTE10 [R/W] 00000000	—		
000080H	SCR2/IBCR2 [R, R/W] 0--00000	SMR2 [W, R/W] 00000000	SSR2 [R, R/W] 0-000011	ESCR2/IBSR2 [R/W] --000000	Multi function Serial interface 2
000084H	RDR2/TRD2 [R/W] -----0 00000000		BGR21 [R/W] 00000000	BGR20 [R/W] 00000000	
000088H	ISMK2 [R/W] 01111110	IBSA2 [R/W] 00000000	FCR21 [R/W] 00000000	FCR20 [R/W] 00000000	
00008CH	FBYTE21 [R/W] 00000000	FBYTE20 [R/W] 00000000	—		
000090H	SCR3/IBCR3 [R, R/W] 0--00000	SMR3 [W, R/W] 00000000	SSR3 [R, R/W] 0-000011	ESCR3/IBSR3 [R/W] --000000	Multi function Serial interface 3
000094H	RDR3/TRD3 [R/W] -----0 00000000		BGR31 [R/W] 00000000	BGR30 [R/W] 00000000	
000098H	ISMK3 [R/W] 01111110	IBSA3 [R/W] 00000000	—		
00009CH	—				

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
0000A0 <sub>H</sub>	SCR4/IBCR4 [R, R/W] 0--00000	SMR4 [W, R/W] 00000000	SSR4 [R, R/W] 0-000011	ESCR4/IBSR4 [R/W] --000000	Multi function Serial interface 4
0000A4 <sub>H</sub>	RDR4/TRD4 [R/W] -----0 00000000		BGR41 [R/W] 00000000	BGR40 [R/W] 00000000	
0000A8 <sub>H</sub>	ISMK4 [R/W] 01111110	IBSA4 [R/W] 00000000	—		
0000AC <sub>H</sub>	—				
0000B0 <sub>H</sub>	SCR5/IBCR5 [R, R/W] 0--00000	SMR5 [W, R/W] 00000000	SSR5 [R, R/W] 0-000011	ESCR5/IBSR5 [R/W] --000000	Multi function Serial interface 5
0000B4 <sub>H</sub>	RDR5/TRD5 [R/W] -----0 00000000		BGR51 [R/W] 00000000	BGR50 [R/W] 00000000	
0000B8 <sub>H</sub>	ISMK5 [R/W] 01111110	IBSA5 [R/W] 00000000	—		
0000BC <sub>H</sub>	—				
0000C0 <sub>H</sub>	EIRR1 [R/W] 00000000	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		Ext. INT 8 to INT15
0000C4 <sub>H</sub>	EIRR2 [R/W] 00000000	ENIR2 [R/W] 00000000	ELVR2 [R/W] 00000000 00000000		Ext. INT 16 to INT23
0000C8 <sub>H</sub> to 0000CC <sub>H</sub>	—				Reserved
0000D0 <sub>H</sub>	PWCCL[R/W] 0000--00	PWCCH[R/W] 00-00000	—		PWC
0000D4 <sub>H</sub>	PWCD[R] XXXXXXXX XXXXXXXX		—		
0000D8 <sub>H</sub>	PWCC2[R/W] 000-----	Reserved	—		
0000DC <sub>H</sub>	PWCUD[R/W] XXXXXXXX XXXXXXXX		—		
0000E0 <sub>H</sub> to 0000EC <sub>H</sub>	—				Reserved
0000F0 <sub>H</sub>	T0LPCR [R/W] ----000	T0CCR [R/W] 0-010000	T0TCR [R/W] 00000000	T0R [R/W] ---00000	Multifunction timer
0000F4 <sub>H</sub>	T0DRR [R/W] XXXXXXXX XXXXXXXX		T0CRR [R/W] XXXXXXXX XXXXXXXX		

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
0000F8 <sub>H</sub>	T1LPCR [R/W] ----000	T1CCR [R/W] 0-000000	T1TCR [R/W] 00000000	T1R [R/W] ---00000	Multifunction timer
0000FC <sub>H</sub>	T1DRR [R/W] XXXXXXXX XXXXXXXX		T1CRR [R/W] XXXXXXXX XXXXXXXX		
000100 <sub>H</sub>	T2LPCR [R/W] ----000	T2CCR [R/W] 0-000000	T2TCR [R/W] 00000000	T2R [R/W] ---00000	
000104 <sub>H</sub>	T2DRR [R/W] XXXXXXXX XXXXXXXX		T2CRR [R/W] XXXXXXXX XXXXXXXX		
000108 <sub>H</sub>	T3LPCR [R/W] ----000	T3CCR [R/W] 0-000000	T3TCR [R/W] 00000000	T3R [R/W] ---00000	
00010C <sub>H</sub>	T3DRR [R/W] XXXXXXXX XXXXXXXX		T3CRR [R/W] XXXXXXXX XXXXXXXX		
000110 <sub>H</sub>	TMODE [R/W] -----0--		—		
000114 <sub>H</sub> to 00011C <sub>H</sub>	—				Reserved
000120 <sub>H</sub>	PDUT0[W] XXXXXXXX XXXXXXXX		PCSR0[W] XXXXXXXX XXXXXXXX		PPG0
000124 <sub>H</sub>	PTMR0[R] 11111111 11111111		PCNH0[R/W] 00000000	PCNL0[R/W] 00000000	
000128 <sub>H</sub>	PDUT1[W] XXXXXXXX XXXXXXXX		PCSR1[W] XXXXXXXX XXXXXXXX		PPG1
00012C <sub>H</sub>	PTMR1[R] 11111111 11111111		PCNH1[R/W] 00000000	PCNL1[R/W] 00000000	
000130 <sub>H</sub>	PDUT2[W] XXXXXXXX XXXXXXXX		PCSR2[W] XXXXXXXX XXXXXXXX		PPG2
000134 <sub>H</sub>	PTMR2[R] 11111111 11111111		PCNH2[R/W] 00000000	PCNL2[R/W] 00000000	
000138 <sub>H</sub>	PDUT3[W] XXXXXXXX XXXXXXXX		PCSR3[W] XXXXXXXX XXXXXXXX		PPG3
00013C <sub>H</sub>	PTMR3[R] 11111111 11111111		PCNH3[R/W] 00000000	PCNL3[R/W] 00000000	
000140 <sub>H</sub> to 000144 <sub>H</sub>	—				Reserved
000148 <sub>H</sub>	TMRLR3 [W] XXXXXXXX XXXXXXXX		TMR3 [R] XXXXXXXX XXXXXXXX		Reload timer 3
00014C <sub>H</sub>	—		TMCSR3 [R, RW] 00000000 00000000		

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000150 <sub>H</sub>	TMRLR4 [W] XXXXXXXX XXXXXXXX		TMR4 [R] XXXXXXXX XXXXXXXX		Reload timer 4
000154 <sub>H</sub>	—		TMCSR4 [R, RW] 00000000 00000000		
000158 <sub>H</sub>	TMRLR5 [W] XXXXXXXX XXXXXXXX		TMR5 [R] XXXXXXXX XXXXXXXX		Reload timer 5
00015C <sub>H</sub>	—		TMCSR5 [R, RW] 00000000 00000000		
000160 <sub>H</sub> to 00019C <sub>H</sub>	—				Reserved
0001A0 <sub>H</sub>	PLLREG0[R/W] H ---00000 ---00000		PLLREG1[R/W] H ----0000 00000000		PLL of high multiplication
0001A4 <sub>H</sub>	PLLREG2[R/W] H ----- 0000--0-		PLLREG3[R/W] H 0000---- ----00-0		
0001A8 <sub>H</sub> to 0001AC <sub>H</sub>	—				Reserved
0001B0 <sub>H</sub>	SCR6/IBCR6 [R, R/W] 0--00000	SMR6 [W, R/W] 00000000	SSR6 [R, R/W] 0-000011	ESCR6/IBSR6 [R/W] --000000	Multi function Serial interface 6
0001B4 <sub>H</sub>	RDR6/TRD6 [R/W] -----0 00000000		BGR61 [R/W] 00000000	BGR60 [R/W] 00000000	
0001B8 <sub>H</sub>	ISMK6 [R/W] 01111110	IBSA6 [R/W] 00000000	—		
0001BC <sub>H</sub>	—				
0001C0 <sub>H</sub>	SCR7/IBCR7 [R, R/W] 0--00000	SMR7 [W, R/W] 00000000	SSR7 [R, R/W] 0-000011	ESCR7/IBSR7 [R/W] --000000	Multi function Serial interface 7
0001C4 <sub>H</sub>	RDR7/TRD7 [R/W] -----0 00000000		BGR71 [R/W] 00000000	BGR70 [R/W] 00000000	
0001C8 <sub>H</sub>	ISMK7 [R/W] 01111110	IBSA7 [R/W] 00000000	—		
0001CC <sub>H</sub>	—				
0001D0 <sub>H</sub>	SCR8/IBCR8 [R, R/W] 0--00000	SMR9 [W, R/W] 00000000	SSR8 [R, R/W] 0-000011	ESCR8/IBSR8 [R/W] --000000	Multi function Serial interface 8
0001D4 <sub>H</sub>	RDR8/TRD8 [R/W] -----0 00000000		BGR81 [R/W] 00000000	BGR80 [R/W] 00000000	
0001D8 <sub>H</sub>	ISMK8 [R/W] 01111110	IBSA8 [R/W] 00000000	—		
0001DC <sub>H</sub>	—				

(Continued)



# MB91314A Series

Address	Register				Block
	0	1	2	3	
0001E0 <sub>H</sub>	SCR9/IBCR9 [R, R/W] 0--00000	SMR9 [W, R/W] 00000000	SSR9 [R, R/W] 0-000011	ESCR9/IBSR9 [R/W] --000000	Multi function Serial interface 9
0001E4 <sub>H</sub>	RDR9/TRD9 [R/W] -----0 00000000		BGR91 [R/W] 00000000	BGR90 [R/W] 00000000	
0001E8 <sub>H</sub>	ISMK9 [R/W] 01111110	IBSA9 [R/W] 00000000	—		
0001EC <sub>H</sub>	—				
0001F0 <sub>H</sub>	SCRA/IBCR9 [R, R/W] 0--00000	SMRA [W, R/W] 00000000	SSRA [R, R/W] 0-000011	ESCR9/IBSR9 [R/W] --000000	Multi function Serial interface 10
0001F4 <sub>H</sub>	RDRA/TRDA [R/W] -----0 00000000		BGRA1 [R/W] 00000000	BGRA0 [R/W] 00000000	
0001F8 <sub>H</sub>	ISMKA [R/W] 01111110	IBSAA [R/W] 00000000	—		
0001FC <sub>H</sub>	—				
000200 <sub>H</sub>	DMACA0 [R/W] 00000000 00000000 00000000 00000000				DMAC
000204 <sub>H</sub>	DMACB0 [R/W] 00000000 00000000 00000000 00000000				
000208 <sub>H</sub>	DMACA1 [R/W] 00000000 00000000 00000000 00000000				
00020C <sub>H</sub>	DMACB1 [R/W] 00000000 00000000 00000000 00000000				
000210 <sub>H</sub>	DMACA2 [R/W] 00000000 00000000 00000000 00000000				
000214 <sub>H</sub>	DMACB2 [R/W] 00000000 00000000 00000000 00000000				
000218 <sub>H</sub>	DMACA3 [R/W] 00000000 00000000 00000000 00000000				
00021C <sub>H</sub>	DMACB3 [R/W] 00000000 00000000 00000000 00000000				
000220 <sub>H</sub>	DMACA4 [R/W] 00000000 00000000 00000000 00000000				
000224 <sub>H</sub>	DMACB4 [R/W] 00000000 00000000 00000000 00000000				
000228 <sub>H</sub> to 00023C <sub>H</sub>	—				Reserved
000240 <sub>H</sub>	DMACR [R/W] 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX				DMAC

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000244 <sub>H</sub> to 0003EC <sub>H</sub>	—				Reserved
0003F0 <sub>H</sub>	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit search
0003F4 <sub>H</sub>	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8 <sub>H</sub>	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FC <sub>H</sub>	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400 <sub>H</sub>	DDR0 [R/W] B, H 00000000	DDR1 [R/W] B, H 00000000	DDR2 [R/W] B, H 00000000	DDR3 [R/W] B, H 00000000	Data direction register
000404 <sub>H</sub>	DDR4 [R/W] B, H 00000000	DDR5 [R/W] B, H 00000000	DDR6 [R/W] B, H --000000	—	
000408 <sub>H</sub>	—				
00040C <sub>H</sub>	DDRC [R/W] B, H 00000000	DDRD [R/W] B, H 00000000	DDRE [R/W] B, H 00000000	—	
000410 <sub>H</sub>	—				
000414 <sub>H</sub> to 00041C <sub>H</sub>	—				Reserved
000420 <sub>H</sub>	PFR0 [R/W] B, H 00000000	PFR1 [R/W] B, H 00000000	PFR2 [R/W] B, H 00000000	PFR3 [R/W] B, H 00000000	Port function register
000424 <sub>H</sub>	PFR4 [R/W] B, H 00000000	PFR5 [R/W] B, H 00000000	PFR6 [R/W] B, H --000000	—	
000428 <sub>H</sub>	—				
00042C <sub>H</sub>	PFRC [R/W] B, H 00000000	PFRD [R/W] B, H 00000000	PFRE [R/W] B, H 00000000	—	
000430 <sub>H</sub>	—				Reserved
000434 <sub>H</sub> to 00043C <sub>H</sub>	—				

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000440 <sub>H</sub>	ICR00 [R, R/W] ---11111	ICR01 [R, R/W] ---11111	ICR02 [R, R/W] ---11111	ICR03 [R, R/W] ---11111	Interrupt control unit
000444 <sub>H</sub>	ICR04 [R, R/W] ---11111	ICR05 [R, R/W] ---11111	ICR06 [R, R/W] ---11111	ICR07 [R, R/W] ---11111	
000448 <sub>H</sub>	ICR08 [R, R/W] ---11111	ICR09 [R, R/W] ---11111	ICR10 [R, R/W] ---11111	ICR11 [R, R/W] ---11111	
00044C <sub>H</sub>	ICR12 [R, R/W] ---11111	ICR13 [R, R/W] ---11111	ICR14 [R, R/W] ---11111	ICR15 [R, R/W] ---11111	
000450 <sub>H</sub>	ICR16 [R, R/W] ---11111	ICR17 [R, R/W] ---11111	ICR18 [R, R/W] ---11111	ICR19 [R, R/W] ---11111	
000454 <sub>H</sub>	ICR20 [R, R/W] ---11111	ICR21 [R, R/W] ---11111	ICR22 [R, R/W] ---11111	ICR23 [R, R/W] ---11111	
000458 <sub>H</sub>	ICR24 [R, R/W] ---11111	ICR25 [R, R/W] ---11111	ICR26 [R, R/W] ---11111	ICR27 [R, R/W] ---11111	
00045C <sub>H</sub>	ICR28 [R, R/W] ---11111	ICR29 [R, R/W] ---11111	ICR30 [R, R/W] ---11111	ICR31 [R, R/W] ---11111	
000460 <sub>H</sub>	ICR32 [R, R/W] ---11111	ICR33 [R, R/W] ---11111	ICR34 [R, R/W] ---11111	ICR35 [R, R/W] ---11111	
000464 <sub>H</sub>	ICR36 [R, R/W] ---11111	ICR37 [R, R/W] ---11111	ICR38 [R, R/W] ---11111	ICR39 [R, R/W] ---11111	
000468 <sub>H</sub>	ICR40 [R, R/W] ---11111	ICR41 [R, R/W] ---11111	ICR42 [R, R/W] ---11111	ICR43 [R, R/W] ---11111	
00046C <sub>H</sub>	ICR44 [R, R/W] ---11111	ICR45 [R, R/W] ---11111	ICR46 [R, R/W] ---11111	ICR47 [R, R/W] ---11111	
000470 <sub>H</sub> to 00047C <sub>H</sub>	—				
000480 <sub>H</sub>	RSRR [R, R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXXX00	CTBR [W] XXXXXXXXXX	Clock control unit
000484 <sub>H</sub>	CLKR [R/W] 00000000	WPR [W] XXXXXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488 <sub>H</sub>	—		OSCCR [R/W] XXXXXXXXXX	—	
00048C <sub>H</sub>	WPCR [R/W] B 00---000	—			Clock Timer
000490 <sub>H</sub>	OSCR [R/W] 00000000	OSCT [R/W] XXXXXXXXXX	—		Main clock oscillation waits until stable timer
000494 <sub>H</sub> to 0004FC <sub>H</sub>	—				Reserved

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000500 <sub>H</sub>	PCR0 [R/W] B, H 00000000	PCR1 [R/W] B, H 00000000	—		Port Pull-up control register
000504 <sub>H</sub>	—	PCR5 [R/W] B, H 00000000	PCR6 [R/W] B, H --000000	—	
000508 <sub>H</sub> to 000510 <sub>H</sub>	—				
000514 <sub>H</sub> to 00051C <sub>H</sub>	—				Reserved
000520 <sub>H</sub>	EPFR0 [R/W] B, H 00000000	EPFR1 [R/W] B, H 00000000	EPFR2 [R/W] B, H 11111111	EPFR3 [R/W] B, H 11111111	Extend Port Control Register
000524 <sub>H</sub>	EPFR4 [R/W] B, H 11111111	EPFR5 [R/W] B, H 11111111	EPFR6 [R/W] B, H --001000	—	
000528 <sub>H</sub>	—				Special Port Function Register
00052C <sub>H</sub>	EPFRC [R/W] B, H 00000000	EPFRD [R/W] B, H 00000000	EPFRE [R/W] B, H 00000000	—	
000530 <sub>H</sub>	—				Reserved
000534 <sub>H</sub> to 00056C <sub>H</sub>	—				
000570 <sub>H</sub>	ADER[R/W] H 00000000 00000000		—		EXT/I <sup>2</sup> C/ A/D converter
000574 <sub>H</sub>	—				Reserved
000578 <sub>H</sub>	NSF[R/W] -----000 00000000		—		I <sup>2</sup> C noise filter
00057C <sub>H</sub> to 00063C <sub>H</sub>	—				Reserved
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 1111XX00 00000000		T-Unit
000644 <sub>H</sub>	ASR1 [R/W] XXXXXXXX XXXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXXX		
000648 <sub>H</sub>	ASR2 [R/W] XXXXXXXX XXXXXXXX		ACR2 [R/W] XXXXXXXX XXXXXXXX		

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
00064C <sub>H</sub>	ASR3 [R/W] XXXXXXXX XXXXXXXX		ACR3 [R/W] XXXXXXXX XXXXXXXX		T-Unit
000650 <sub>H</sub> to 00065C <sub>H</sub>	—				
000660 <sub>H</sub>	AWR0 [R/W] B, H, W 01111111 11111111		AWR1 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000664 <sub>H</sub>	AWR2 [R/W] B, H, W XXXXXXXX XXXXXXXX		AWR3 [R/W] B, H, W XXXXXXXX XXXXXXXX		
000668 <sub>H</sub> to 00067C <sub>H</sub>	—				
000680 <sub>H</sub>	CSER[R/W]B, H, W 00000001	—			
000684 <sub>H</sub>	—				
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	—				Unused
0007FC <sub>H</sub>	—	MODR [W] XXXXXXXX	—		—
000800 <sub>H</sub> to 000AFC <sub>H</sub>	—				Unused
000B00 <sub>H</sub>	ESTS0 [R/W] B X0000000	ESTS1 [R/W] B XXXXXXXX	ESTS2 [R] B 1XXXXXXXX	—	DSU
000B04 <sub>H</sub>	ECTL0 [R/W] B 0X000000	ECTL1 [R/W] B 00000000	ECTL2 [W] B 000X0000	ECTL3 [R/W] B 00X00X11	
000B08 <sub>H</sub>	ECNT0 [W] B XXXXXXXX	ECNT1 [W] B XXXXXXXX	EUSA [W] B XXX00000	EDTC [W] B 0000XXXX	
000B0C <sub>H</sub>	EWPT [R] H 00000000 00000000		ECTL4[R]([R/W])B -0X00000	ECTL5[R]([R/W])B ----000X	
000B10 <sub>H</sub>	EDTR0 [W] H XXXXXXXX XXXXXXXX		EDTR1 [W] H XXXXXXXX XXXXXXXX		

(Continued)

# MB91314A Series

Address	Register				Block
	0	1	2	3	
000B14 <sub>H</sub> to 000B1C <sub>H</sub>	—				DSU
000B20 <sub>H</sub>	EIA0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B24 <sub>H</sub>	EIA1 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B28 <sub>H</sub>	EIA2 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B2C <sub>H</sub>	EIA3 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B30 <sub>H</sub>	EIA4 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B34 <sub>H</sub>	EIA5 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B38 <sub>H</sub>	EIA6 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B3C <sub>H</sub>	EIA7 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B40 <sub>H</sub>	EDTA [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B44 <sub>H</sub>	EDTM [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B48 <sub>H</sub>	EOA0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B4C <sub>H</sub>	EOA1 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B50 <sub>H</sub>	EPCR [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B54 <sub>H</sub>	EPSR [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B58 <sub>H</sub>	EIAM0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B5C <sub>H</sub>	EIAM1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B60 <sub>H</sub>	EOAM0/EODM0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B64 <sub>H</sub>	EOAM1/EODM1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				

(Continued)

# MB91314A Series

(Continued)

Address	Register				Block
	0	1	2	3	
000B68 <sub>H</sub>	EOD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DSU
000B6C <sub>H</sub>	EOD1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000B70 <sub>H</sub> to 000FFC <sub>H</sub>	—				Reserved
001000 <sub>H</sub>	DMASA0 [R/W] 00000000 00000000 00000000 00000000				DMAC
001004 <sub>H</sub>	DMADA0 [R/W] 00000000 00000000 00000000 00000000				
001008 <sub>H</sub>	DMASA1 [R/W] 00000000 00000000 00000000 00000000				
00100C <sub>H</sub>	DMADA1 [R/W] 00000000 00000000 00000000 00000000				
001010 <sub>H</sub>	DMASA2 [R/W] 00000000 00000000 00000000 00000000				
001014 <sub>H</sub>	DMADA2 [R/W] 00000000 00000000 00000000 00000000				
001018 <sub>H</sub>	DMASA3 [R/W] 00000000 00000000 00000000 00000000				
00101C <sub>H</sub>	DMADA3 [R/W] 00000000 00000000 00000000 00000000				
001020 <sub>H</sub>	DMASA4 [R/W] 00000000 00000000 00000000 00000000				
001024 <sub>H</sub>	DMADA4 [R/W] 00000000 00000000 00000000 00000000				
001028 <sub>H</sub> to 006FFC <sub>H</sub>	—				Reserved
007000 <sub>H</sub>	FLCR[R/W] 01101000			—	Flash I/F
007004 <sub>H</sub>	FLWC[R/W] 00110011			—	

# MB91314A Series

## ■ VECTOR TABLE

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP factor
	Decimal	Hexadecimal					
Reset	0	00	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	—	
Mode vector	1	01	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	—	
System reserved	2	02	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	—	
System reserved	3	03	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	—	
System reserved	4	04	—	3EC <sub>H</sub>	000FFFE <sub>C</sub>	—	
System reserved	5	05	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	—	
System reserved	6	06	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	—	
Coprocessor absent trap	7	07	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	—	
Coprocessor error trap	8	08	—	3DC <sub>H</sub>	000FFFD <sub>C</sub>	—	
INTE instruction	9	09	—	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	—	
System reserved	10	0A	—	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	—	
System reserved	11	0B	—	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	—	
Step trace trap	12	0C	—	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	—	
NMI request (tool)	13	0D	—	3C8 <sub>H</sub>	000FFF8 <sub>C</sub>	—	
Undefined instruction exception	14	0E	—	3C4 <sub>H</sub>	000FFF8 <sub>C</sub>	—	
System reserved	15	0F	15 (F <sub>H</sub> ) fixed	3C0 <sub>H</sub>	000FFF8 <sub>C</sub>	—	
External interrupt 0	16	10	ICR00	3BC <sub>H</sub>	000FFFB <sub>C</sub>	—	
External interrupt 1	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	—	
External interrupt 2	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	—	
External interrupt 3	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	—	
External interrupt 4	20	14	ICR04	3AC <sub>H</sub>	000FFFA <sub>C</sub>	—	
External interrupt 5	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	—	
External interrupt 6	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	—	
External interrupt 7	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	—	
Reload timer 0	24	18	ICR08	39C <sub>H</sub>	000FFF9 <sub>C</sub>	—	
Reload timer 1	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	—	
Reload timer 2	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	—	
UART0 RX/I <sup>2</sup> C states	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>H</sub>	○	STOP
UART0 TX	28	1C	ICR12	38C <sub>H</sub>	000FFF8 <sub>C</sub>	○	
UART1 RX/I <sup>2</sup> C states	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	○	STOP
UART1 TX	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	○	
UART2 RX/I <sup>2</sup> C states	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	○	STOP
UART2 TX	32	20	ICR16	37C <sub>H</sub>	000FFF7 <sub>C</sub>	○	
UART3 RX/TX/I <sup>2</sup> C states	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	—	

(Continued)



# MB91314A Series

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP factor
	Decimal	Hexadecimal					
UART4 RX/TX/I <sup>2</sup> C states	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	—	
UART5 RX/TX/I <sup>2</sup> C states	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	—	
UART6 RX/TX/I <sup>2</sup> C states	36	24	ICR20	36C <sub>H</sub>	000FFF6C <sub>H</sub>	—	
UART7 RX/TX/I <sup>2</sup> C states	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	—	
UART8 RX/TX/I <sup>2</sup> C states	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	—	
UART9 RX/TX/I <sup>2</sup> C states	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>H</sub>	—	
UART10 RX/TX/I <sup>2</sup> C states	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	—	
A/D converter	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	—	
PPG0	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>H</sub>	○	
PWC	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	—	
CCD	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	—	
Watch timer	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	—	
Main oscillation wait	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	—	
Timebase timer	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	—	
Reload timer 3	48	30	ICR32	33C <sub>H</sub>	000FFF3C <sub>H</sub>	—	
Reload timer 4	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	—	
Reload timer 5	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>H</sub>	—	
PPG1	51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>H</sub>	○	
PPG2	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	○	
PPG3	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	○	
DMA0	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	—	
DMA1	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	—	
DMA2	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	—	
DMA3	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	—	
DMA4	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	—	
External interrupt 8 to 15	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	—	
External interrupt 16 to 23	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	—	
Multi-function timer 0, 1	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	—	
Multi-function timer 2, 3	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	—	
Delay interrupt source bit	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	—	
System reserved (Used by REALOS)	64	40	—	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	—	
System reserved (Used by REALOS)	65	41	—	2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	—	
System reserved	66	42	—	2F4 <sub>H</sub>	000FFE4 <sub>H</sub>	—	

(Continued)

# MB91314A Series

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA transfer	DMAC STOP factor
	Decimal	Hexadecimal					
System reserved	67	43	—	2F0 <sub>H</sub>	000FFEF0 <sub>H</sub>	—	
System reserved	68	44	—	2EC <sub>H</sub>	000FFEEC <sub>H</sub>	—	
System reserved	69	45	—	2E8 <sub>H</sub>	000FFEE8 <sub>H</sub>	—	
System reserved	70	46	—	2E4 <sub>H</sub>	000FFEE4 <sub>H</sub>	—	
System reserved	71	47	—	2E0 <sub>H</sub>	000FFEE0 <sub>H</sub>	—	
System reserved	72	48	—	2DC <sub>H</sub>	000FFEDC <sub>H</sub>	—	
System reserved	73	49	—	2D8 <sub>H</sub>	000FFED8 <sub>H</sub>	—	
System reserved	74	4A	—	2D4 <sub>H</sub>	000FFED4 <sub>H</sub>	—	
System reserved	75	4B	—	2D0 <sub>H</sub>	000FFED0 <sub>H</sub>	—	
System reserved	76	4C	—	2CC <sub>H</sub>	000FFEC <sub>C</sub>	—	
System reserved	77	4D	—	2C8 <sub>H</sub>	000FFEC8 <sub>H</sub>	—	
System reserved	78	4E	—	2C4 <sub>H</sub>	000FFEC4 <sub>H</sub>	—	
System reserved	79	4F	—	2C0 <sub>H</sub>	000FFEC0 <sub>H</sub>	—	
Used by INT instruction	80 to 255	50 to FF	—	2BC <sub>H</sub> to 000 <sub>H</sub>	000FFEB <sub>C</sub> to 000FFC0 <sub>H</sub>	—	

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>DDE</sub> (3.3 V)	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.0	V	
	V <sub>DDI</sub> (1.8 V)	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 2.5	V	
Analog power supply voltage	AV <sub>CC</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.0	V	
Input voltage	V <sub>I</sub>	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5	V	
		V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.0	V	5 V tolerant pin
Analog pin input voltage	V <sub>IA</sub>	V <sub>SS</sub> - 0.5	AV <sub>CC</sub> + 0.5	V	
Output voltage	V <sub>O</sub>	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5	V	
Storage temperature	T <sub>stg</sub>	- 40	+ 125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

Parameter	Symbol	Value		Unit
		Min	Max	
Operating temperature	T <sub>a</sub>	- 10	+ 70	°C
Power supply voltage	V <sub>DDE</sub> (3.3 V)	3.0	3.6	V
	V <sub>DDI</sub> (1.8 V)	1.65	1.95	
Analog power supply voltage	AV <sub>CC</sub>	3.0	V <sub>DDE</sub>	V
5 V tolerant pin input voltage	V <sub>I</sub>	—	V <sub>SS</sub> + 5.5	V

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# MB91314A Series

## 3. DC Characteristics

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit
				Min	Typ	Max	
Current Consumption (upper : 1.8 V lower : 3.3 V)	I <sub>CCT</sub>	—	Clock mode Ta = +25 °C, fclk = 32 kHz	—	300	700	μA
		—		—	700	1000	
	I <sub>CC</sub>	—	During normal operation Ta = +25 °C, fcp = 33 MHz, fcpp = 33 MHz	—	100	120	mA
		—		—	70	100	
	I <sub>CCS</sub>	—	Main sleep mode Ta = +25 °C, fcp = 33 MHz, fcpp = 33 MHz	—	60	80	mA
		—		—	60	90	
	I <sub>CCL</sub>	—	Sub RUN mode Ta = +25 °C, fclk = 32 kHz	—	400	1000	μA
		—		—	900	1300	
	I <sub>CCH</sub>	—	Main Stop mode Ta = +25 °C, fclk = 0	—	160	600	μA
				—	40	80	
—		Ta = +70 °C, fclk = 0	—	900	4000	μA	
—		—	240	400			
“H” level input voltage	V <sub>IH</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60 to P65, PD0 to PD7, PE0, PE1	V <sub>DDE</sub> = 3.3 V	V <sub>DDE</sub> × 0.8	—	V <sub>DDE</sub>	V
		PE2 to PE7, PC0 to PC7, P40 to P47		V <sub>DDE</sub> × 0.7	—	V <sub>DDE</sub>	V
“L” level input voltage	V <sub>IL</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60 to P65, PD0 to PD7, PE0, PE1, HSYNC	V <sub>DDE</sub> = 3.3 V	V <sub>SS</sub>	—	V <sub>DDE</sub> × 0.2	V
		PE2 to PE7, PC0 to PC7, P40 to P47		V <sub>SS</sub>	—	V <sub>DDE</sub> × 0.3	V
“H” level output voltage	V <sub>OH</sub>	P00 to PE1	V <sub>DDE</sub> = 3.3 V, I <sub>OH</sub> = -4 mA	V <sub>DDE</sub> - 0.5	—	V <sub>DDE</sub>	V
“L” level output voltage	V <sub>OL</sub>	P00 to PE1	V <sub>DDE</sub> = 3.3 V, I <sub>OL</sub> = 4 mA	V <sub>SS</sub>	—	0.4	V

(Continued)

# MB91314A Series

(Continued)

( $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ ,  $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit
				Min	Typ	Max	
Input leak current	I <sub>IL</sub>	Other than PD0 to PD7, PE0, PE1	—	- 5	—	+ 5	μA
		PD0 to PD7, PE0, PE1		- 10	—	+ 10	μA
I <sup>2</sup> C bus switch connection resistance	R <sub>BS</sub>	Between P21 and P24 Between P22 and P25 Between P24 and P27 Between P25 and P30	—	—	—	130	Ω

# MB91314A Series

## 4. AC Characteristics

### (1) Clock Timing

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	$f_c$	X0, X1	—	10	16.5	33	MHz	PLL clock (self-oscillation 16.5 MHz doubled via PLL : internal operation at 33 MHz max.)
Sub clock frequency	$f_{clk}$	X0A, X1A	—	—	32.768	—	kHz	
Internal operating clock frequency	$f_{CP}$	—	—	—	—	33	MHz	CPU
	$f_{CPP}$			—	—	33	MHz	Peripheral
	$f_{CPT}$			—	—	16.5	MHz	External bus

### (2) Clock Output Timing

( $V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	60.7	—	ns	*1
CLK $\uparrow$ $\rightarrow$ CLK $\downarrow$	$t_{CHCL}$	CLK		$1/2 \times t_{CYC} - 3$	$1/2 \times t_{CYC} + 3$	ns	*2
CLK $\downarrow$ $\rightarrow$ CLK $\uparrow$	$t_{CLCL}$	CLK		$1/2 \times t_{CYC} - 3$	$1/2 \times t_{CYC} + 3$	ns	*3


\*1 :  $t_{CYC}$  is the frequency of one clock cycle after gearing.

\*2 : The following ratings are for the gear ratio set to  $\times 1$ .

For the ratings when the gear ratio is set to between 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

$$(1/2 \times 1/n) \times t_{CYC} - 10$$

\*3 : The following rating are for the gear ratio set to  $\times 1$ .



### (3) PLL Oscillation Stabilization Wait Time


( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
PLL oscillation stabilization wait time	$t_{LOCK}$	600	—	$\mu\text{s}$	The length of time to wait for the PLL oscillations to stabilize.

## (4) Reset Input

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
$\overline{\text{INIT}}$ input time (at power-on)	$t_{\text{INTL}}$	$\overline{\text{INIT}}$	—	Oscillation stabilization delay time of oscillator + $t_{\text{cp}} \times 10$	—	$\mu\text{s}$
$\overline{\text{INIT}}$ input time (other than power-on)				$t_{\text{cp}} \times 10$	—	ns
$\overline{\text{INIT}}$ input time (Stop recovery time)				Oscillation stabilization delay time of oscillator + $t_{\text{cp}} \times 10$	—	$\mu\text{s}$



# MB91314A Series

## (5) Multiplex Bus Access Read/Write Operation

( $V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
$\overline{CS0}$ to $\overline{CS3}$ setup	$t_{CSLCH}$	CLK $\overline{CS0}$ to $\overline{CS3}$	—	3	—	ns	
D31 to D16 address setup time → CLK ↑	$t_{ASCH}$	CLK D31 to D16 (Address)		3	—	ns	
CLK ↑ → D31 to D16 address hold time	$t_{CHAX}$			3	$t_{CYC} / 2 + 6$	ns	
D31 to D16 address setup time → $\overline{AS}$ ↑	$t_{ASASH}$	$\overline{AS}$ D31 to D16 (Address)		12	—	ns	*1
$\overline{AS}$ ↑ → D31 to D16 address hold time	$t_{ASHAX}$			$t_{CYC} - 3$	$t_{CYC} + 3$	ns	*1
$\overline{WR0}$ , $\overline{WR1}$ delay time	$t_{CHWL}$	CLK $\overline{WR0}$ , $\overline{WR1}$		—	6	ns	
$\overline{WR0}$ , $\overline{WR1}$ delay time	$t_{CHWH}$			—	6	ns	
$\overline{WR0}$ , $\overline{WR1}$ minimum pulse width	$t_{WLWH}$	$\overline{WR0}$ , $\overline{WR1}$		$t_{CYC} - 3$	—	ns	
Data setup → $\overline{WRx}$ ↑	$t_{DSWH}$	$\overline{WR0}$ , $\overline{WR1}$ D15 to D00		$t_{CYC}$	—	ns	
$\overline{WRx}$ ↑ → Data hold time	$t_{WHDX}$			5	—	ns	
$\overline{RD}$ delay time	$t_{CHRL}$	CLK $\overline{RD}$		—	6	ns	
$\overline{RD}$ delay time	$t_{CHRH}$			—	6	ns	
$\overline{RD}$ ↓ → Valid data input time	$t_{RLDV}$	$\overline{RD}$ D15 to D00		—	$t_{CYC} - 15$	ns	*2
Data setup → $\overline{RD}$ ↑ Time	$t_{DSRH}$			15	—	ns	
$\overline{RD}$ ↑ → Data hold time	$t_{RHDX}$			0	—	ns	
$\overline{RD}$ minimum pulse width	$t_{RLRH}$			$t_{CYC} - 3$	—	ns	
$\overline{AS}$ setup	$t_{ASLCH}$	CLK $\overline{AS}$		3	—	ns	
$\overline{AS}$ hold	$t_{ASHCH}$			3	—	ns	

\*1 : At  $\overline{CSx} \rightarrow \overline{RD}/\overline{WRx}$  setup extension = 1

\*2 : When the bus timing is delayed by automatic wait insertion or RDY input, add the time ( $t_{CYC} \times$  the number of cycles added for the delay) to this rating.




• At  $\overline{CS}_x \rightarrow \overline{RD}/\overline{WR}_x$  setup extension = 1



# MB91314A Series


• At  $\overline{CSx} \rightarrow \overline{RD}/\overline{WRx}$  setup extension = 0



## (6) Ready Input Timings

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
RDY setup time → CLK ↓	$t_{RDYS}$	CLK, RDY	—	25	—	ns
CLK ↓ → RDY hold time	$t_{RDYH}$	CLK, RDY	—	0	—	ns



# MB91314A Series


## (7) UART timing

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK10	Internal shift clock operation	$4 t_{CYCP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOV}$	SCK0 to SCK10 SOT0 to SOT10		- 20	+ 20	ns
Valid SIN → SCK ↑	$t_{IVSH}$	SCK0 to SCK10 SIN0 to SIN10		30	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIX}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCK0 to SCK10	External shift clock operation	$2 t_{CYCP}$	—	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK10		$2 t_{CYCP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOV}$	SCK0 to SCK10 SOT0 to SOT10		—	30	ns
Valid SIN → SCK ↑	$t_{IVSH}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns
SCK ↑ → valid SIN hold time	$t_{SHIX}$	SCK0 to SCK10 SIN0 to SIN10		20	—	ns

- Notes :
- The above standards apply to the CLK synchronous mode.
  - $t_{CYCP}$  indicates the peripheral clock cycle time.

- Internal shift clock mode



- External shift clock mode




# MB91314A Series

## (8) Reload timer clock, PPG timer input, multi-function timer input timing, interrupt input timing

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN0 to TIN5 TRG0 to TRG3 TMI0 to TMI3	—	$2 t_{CYCP}$	—	ns	
		INT0 to INT23	—	$3 t_{CYCP}$	—	ns	
					1.0	—	$\mu\text{s}$

Note :  $t_{CYCP}$  indicates the peripheral clock cycle time.




## (9) Trigger Input Timing

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
A/D activation trigger input time	$t_{ATRg}$	ATRg	—	$5 t_{CYCP}$	—	ns

Note :  $t_{CYCP}$  indicates the peripheral clock cycle time.




## (10) External circuit for data slicer

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Video signal input level	$V_{VIN}$	VIN	1.0	—	1.5	Vp-p	
VIN pin coupling capacitor	$C_{VIN}$	VIN	—	—	0.1	$\mu\text{F}$	Ceramic capacitor with an error of 10% exceeding B-characteristics
Resistance for clamp	$R_{CL}$	VIN	—	—	1	$\text{M}\Omega$	Error 5%
VIN pin input resistance	$R_{IN}$	VIN	—	—	0	$\Omega$	Error 5%
VIN lowpass filter capacitor	$C_1$	—	—	—	82	pF	Ceramic capacitor with an error of 10% exceeding B-characteristics
Power supply bypass capacitor	$C_{BP}$	VDDC VSSC	—	—	0.1	$\mu\text{F}$	Ceramic condenser
Video signal input buffer resistance	$R_1$	—	—	—	2.2	$\text{k}\Omega$	Error 5%
Video signal level correction resistance	$R_2$	—	—	—	4.7	$\text{k}\Omega$	Error 5%
Video signal level correction resistance	$R_3$	—	—	10	12	$\text{k}\Omega$	Error 5%

# MB91314A Series

- Input composite video signals are DC-clamped.



- Input composite video signals are not DC-clamped.



External recommended circuit for data slicer



## (11) I<sup>2</sup>C timing

- At master mode operating

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Typical mode		High-speed mode*3		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	f <sub>SCL</sub>	R = 1 kΩ, C = 50 pF*4	0	100	0	400	kHz	
“L” period of SCL clock	t <sub>LOW</sub>		4.7	—	1.3	—	μs	
“H” period of SCL clock	t <sub>HIGH</sub>		4.0	—	0.6	—	μs	
Bus free time between “STOP condition” and “START condition”	t <sub>BUS</sub>		4.7	—	1.3	—	μs	
SCL ↓ → SDA output delay time	t <sub>DLDAT</sub>		—	5 × M*1	—	5 × M*1	ns	
Repeated START condition setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	—	0.6	—	μs	
Repeated START condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>		4.0	—	0.6	—	μs	The first clock pulse is generated after this.
STOP condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		4.0	—	0.6	—	μs	
SDA data input hold time (vs. SCL ↓)	t <sub>HDDAT</sub>		2 × M*1	—	2 × M*1	—	μs	
SDA data input setup time (vs. SCL ↑)	t <sub>SUDAT</sub>		250	—	100*2	—	ns	

# MB91314A Series

- At slave mode operating

( $V_{DDE} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DDI} = 1.8\text{ V} \pm 0.15\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -10\text{ }^\circ\text{C}$  to  $+70\text{ }^\circ\text{C}$ )

Parameter	Symbol	Conditions	Typical mode		High-speed mode*3		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	$f_{SCL}$	R = 1 k $\Omega$ , C = 50 pF*4	0	100	0	400	kHz	
“L” period of SCL clock	$t_{LOW}$		4.7	—	1.3	—	$\mu\text{s}$	
“H” period of SCL clock	$t_{HIGH}$		4.0	—	0.6	—	$\mu\text{s}$	
SCL $\downarrow \rightarrow$ SDA output delay time	$t_{DLDAT}$		—	$5 \times M^{*1}$	—	$5 \times M^{*1}$	ns	
Bus free time between “STOP condition” and “START condition”	$t_{BUS}$		4.7	—	1.3	—	$\mu\text{s}$	
SDA data input hold time (vs. SCL $\downarrow$ )	$t_{HDDAT}$		$2 \times M^{*1}$	—	$2 \times M^{*1}$	—	$\mu\text{s}$	
SDA data input setup time (vs. SCL $\uparrow$ )	$t_{SUDAT}$		250	—	$100^{*2}$	—	ns	
Repeated START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	$t_{SUSTA}$		4.7	—	0.6	—	$\mu\text{s}$	
Repeated START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	$t_{HDSTA}$		4.0	—	0.6	—	$\mu\text{s}$	The first clock pulse is generated after this.
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	$t_{SUSTO}$		4.0	—	0.6	—	$\mu\text{s}$	

\*1 : M = Resource clock cycle (ns)

\*2 : A high-speed mode I<sup>2</sup>C bus device can be used for a typical mode I<sup>2</sup>C bus system as long as the device satisfies a requirement of “ $t_{SUDAT} \geq 250\text{ ns}$ ”.

When a certain device does not extend the “L” period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time +  $t_{SUDAT}$ ) in which the SCL line is released.

\*3 : For use at over 100 kHz, set the resource clock to 6 MHz or higher.

\*4 : R and C represent the pull-up resistor and load capacitor of the SCL and SDA output lines, respectively.

## 5. Electrical Characteristics for the A/D Converter


### (1)Electrical Characteristics

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = -10 \text{ }^\circ\text{C}$  to  $+70 \text{ }^\circ\text{C}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Resolution	—	—	10	bit	
Total error *1	—	—	$\pm 5.5$	LSB	$AV_{CC} = 3.3 \text{ V}$ , $AV_{RH} = 3.3 \text{ V}$ (CPU sleep)
Nonlinear error *1	—	—	$\pm 3.5$	LSB	
Differential linear error *1	—	—	$\pm 2.0$	LSB	
Zero transition voltage * 1	- 4.0	—	+ 6.0	LSB	
Full transition voltage*1	$AV_{RH} - 5.5$	—	$AV_{RH} + 3.0$	LSB	
Conversion time	7.94*2	—	—	$\mu\text{s}$	
Power supply current (analog + digital)	—	—	3	mA	
Reference power supply current (between $AV_{RH}$ and $AV_{RL}$ )	—	—	100	$\mu\text{A}$	$AV_{RH} = 3.0 \text{ V}$ , $AV_{RL} = 0.0 \text{ V}$
Analog input capacitance	—	—	21	pF	
Interchannel disparity	—	—	4	LSB	


\*1 : Measured in the CPU sleep state

\*2 : Depending on the clock cycle supplied to peripheral resources




- The relationship between external impedance and minimum sampling time

(External impedance = 0 k $\Omega$  to 100 k $\Omega$ )




(External impedance = 0 k $\Omega$  to 20 k $\Omega$ )



# MB91314A Series

## (2) Definition of terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : The deviation between the actual conversion characteristics and a straight line connecting the device's zero transition point ("000000000" ↔ "000000001") and full scale transition point ("111111110" ↔ "111111111").
- Differential linear error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error : This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error



$$\text{Linear error in digital output } N = \frac{V_{NT} - \{1 \text{ LSB}' \times (N - 1) + V_{OT}\}}{1 \text{ LSB}'} \text{ [LSB]}$$

$$\text{Differential linear error in digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}'} - 1 \text{ [LSB]}$$


$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : A voltage at which digital output transits from (000)<sub>H</sub> to (001)<sub>H</sub>

V<sub>FST</sub> : A voltage at which digital output transits from (3FE)<sub>H</sub> to (3FF)<sub>H</sub>

V<sub>NT</sub> : A voltage at which digital output transitions from (N-1)<sub>H</sub> to N<sub>H</sub>



$$1 \text{ LSB}' (\text{ideal value}) = \frac{\text{AVRH} - \text{AVSS}}{1024} [\text{V}]$$

$$\text{Total error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB}' \times (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}'}$$

N : A/D converter digital output value

$V_{NT}$  : A voltage at which digital output transits from  $(N + 1)_H$  to  $N_H$

$V_{OT}'$  (ideal value) =  $\text{AVSS} + 0.5 \text{ LSB}'$  [V]

$V_{FST}'$  (ideal value) =  $\text{AVRH} - 1.5 \text{ LSB}'$  [V]

# MB91314A Series

## 6. Flash Memory Write/Erase Characteristics

( $T_a = +25\text{ }^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ )

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	—	0.5	2.0	s	Excludes internal programming prior erasure.
Byte write time	—	6	100	$\mu\text{s}$	Excludes system-level overhead.
Chip write time	—	1.8	29.5	s	Excludes system-level overhead.
Erase/write cycle	10000	—	—	cycle	


# MB91314A Series


## ■ ORDERING INFORMATION

Part number	Package
MB91314APMC-GE1	120-pin plastic LQFP (FPT-120P-M21)
MB91F314PMC-GE1	

# MB91314A Series

## ■ PACKAGE DIMENSION

<p>120-pin plastic LQFP</p>  <p>(FPT-120P-M21)</p>	Lead pitch	0.50 mm
	Package width × package length	16.0 × 16.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.88 g
	Code (Reference)	P-LFQFP120-16×16-0.50



Please confirm the latest Package dimension by following URL.  
<http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html>



# MB91314A Series

The information for microcontroller supports is shown in the following homepage.  
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.