

**3.3V, 32-Bit Bidirectional Transceiver
with 3-State Outputs**
Product Features

- PI74ALVCH32245 is designed for low voltage operation
- $V_{CC} = 2.3V$ to $3.6V$
- Typical V_{OLP} (Output Ground Bounce)
< $0.8V$ at $V_{CC} = 3.3V, T_A = 25^\circ C$
- Typical V_{OHV} (Output V_{OH} Undershoot)
> $2.0V$ at $V_{CC} = 3.3V, T_A = 25^\circ C$
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at $-40^\circ C$ to $+85^\circ C$
- Packages available:
 - 96-ball, 13.5mm x 5.5mm x 1.4mm low profile fine pitch ball grid array, LFBGA (NB)


Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced using the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed grades.

The PI74ALVCH32245 is a 32-bit bidirectional transceiver designed for asynchronous two-way communication between data buses. The direction control input pin (xDIR) determines the direction of data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either four independent 8-bit transceivers, two 16-Bit transceivers, or one 32-Bit transceiver. The output enable (\overline{OE}) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current sinking ability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Logic Block Diagram (Positive Logic)


Product Pin Description

Pin Name	Description
\overline{xOE}	3-State Output Enable Inputs (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Inputs
xBx	Side B Outputs or 3-State Outputs
GND	Ground
VCC	Power


Truth Table⁽¹⁾

Inputs ⁽¹⁾		Outputs ⁽¹⁾
\overline{xOE}	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z

Notes:

- 1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- Z = High Impedance

NB Package (Top View)



Terminal Assignments

6	1A2	1A4	1A6	1A8	2A2	2A4	2A6	2A7	3A2	3A4	3A6	3A8	4A2	4A4	4A6	4A7
5	1A1	1A3	1A5	1A7	2A1	2A3	2A5	2A8	3A1	3A3	3A5	3A7	4A1	4A3	4A5	4A8
4	$\overline{1OE}$	GND	VCC	GND	GND	VCC	GND	$\overline{2OE}$	$\overline{3OE}$	GND	VCC	GND	GND	VCC	GND	$\overline{4OE}$
3	1DIR	GND	VCC	GND	GND	VCC	GND	2DIR	3DIR	GND	VCC	GND	GND	VCC	GND	4DIR
2	1B1	1B3	1B5	1B7	2B1	2B3	2B5	2B8	3B1	3B3	3B5	3B7	4B1	4B3	4B5	4B8
1	1B2	1B4	1B6	1B8	2B2	2B4	2B6	2B7	3B2	3B4	3B6	3B8	4B2	4B4	4B6	4B7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	I _{OH} = -100 μ A, V _{CC} = Min. to Max.	V _{CC} - 0.2			V
		V _{IH} = 1.7V, I _{OH} = -6mA, V _{CC} = 2.3V	2.0			
		V _{IH} = 1.7V, I _{OH} = -12mA, V _{CC} = 2.3V	1.7			
		V _{IH} = 2.0V, I _{OH} = -12mA, V _{CC} = 2.7V	2.2			
		V _{IH} = 2.0V, I _{OH} = -12mA, V _{CC} = 3.0V	2.4			
		V _{IH} = 2.0V, I _{OH} = -24mA, V _{CC} = 3.0V	2.0			
V _{OL}	Output LOW Voltage	I _{OL} = -100 μ A, V _{IL} = Min. to Max.			0.2	V
		V _{IL} = 0.7V, I _{OL} = 6mA, V _{CC} = 2.3V			0.4	
		V _{IL} = 0.7V, I _{OL} = 12mA, V _{CC} = 2.3V			0.7	
		V _{IL} = 0.8V, I _{OL} = 12mA, V _{CC} = 2.7V			0.4	
		V _{IL} = 0.8V, I _{OL} = 24mA, V _{CC} = 3.0V			0.55	
I _{IN}	Input Current	V _{IN} = V _{CC} or GND, V _{CC} = 3.6V			± 5	μ A
I _{IN} (HOLD)	Input Hold Current	V _{IN} = 0.7V, V _{CC} = 2.3V	45			
		V _{IN} = 1.7V, V _{CC} = 2.3V	-45			
		V _{IN} = 0.8V, V _{CC} = 3.0V	75			
		V _{IN} = 2.0V, V _{CC} = 3.0V	-75			
		V _{IN} = 0 to 3.6V, V _{CC} = 3.6V ⁽³⁾			± 500	
I _{OZ}	Output Current (3-State Outputs)	V _{OUT} = V _{CC} or GND, V _{CC} = 3.6V			± 10	
I _{CC}	Supply Current	V _{CC} = 3.6V, I _{OUT} = 0 μ A, V _{IN} = GND or V _{CC}			40	
Δ I _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = 3.0V to 3.6V One Input at V _{CC} - 0.6V Other Inputs at V _{CC} or GND			750	
C _I	Control Inputs	V _{IN} = V _{CC} or GND, V _{CC} = 3.3V		4		pF
C _{IO}	A or B Ports	V _O = V _{CC} or GND, V _{CC} = 3.3V		8		

Notes:

1. For Min. or Max conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 3.3V, +25 $^\circ$ C ambient and maximum loading.
3. This is the bushold maximum dynamic current. It is the mimum overdrive current necessary to switch the input from one state to another.

Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT)	To (OUTPUT)	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Units
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PD}	A or B	B or A	1.0	3.7		3.6	1.0	3.0	ns
t _{EN}	$\overline{\text{OE}}$	B or A	1.0	5.7		5.4	1.0	4.4	
t _{DIS}	$\overline{\text{OE}}$	B or A	1.5	5.2		4.6	1.0	4.1	

Notes:


1. See test circuit and waveforms, Figures 1 and 2.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, T_A = 25°C

Parameter		Test Conditions	V _{CC} = 2.5V ± 0.2V	V _{CC} = 3.3V ± 0.3V	Units
			Typical		
C _{PD} Power Dissipation Capacitance	Outputs Enabled	C _L = 50pF, f = 10 MHz	44	58	pF
	Outputs Disabled		8	10	


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5V \pm 0.2V$




Load Circuit


Test	S1
t_{pd} t_{PLZ}/t_{PZH} t_{PHZ}/t_{PZH}	Open $2 \times V_{CC}$ GND




**Voltage Waveforms
Setup and Hold Times**



**Voltage Waveforms
Propagation Delay Times**



**Voltage Waveforms
Pulse Duration**



**Voltage Waveforms
Enable and Disable Times**


Figure 1. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \leq \text{MHz}$, $Z_O = 50\Omega$, $t_r \leq 2.0\text{ns}$, $t_f \leq 2.0\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7V$ and $3.3V \pm 0.3V$




Load Circuit


Test	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	6V
t_{PHZ}/t_{PHL}	GND




Voltage Waveforms
Setup and Hold Times



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics: $PRR \leq \text{MHz}$, $Z_O = 50\Omega$, $t_R \leq 2.5\text{ns}$, $t_F \leq 2.5\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}
- F. t_{PZL} and t_{PZH} are the same as t_{en}
- G. t_{PLH} and t_{PHL} are the same as t_{pd}