
### TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

# **TA1395FNG**

# Mixer/Oscillator and PLL IC for TV/VCR Tuner

The TA1395FNG is a tuner IC for TV and VCR applications that integrates a PLL block and mixer, oscillator and IF amplifier on a single chip.

The control data of the PLL block conforms to  $I^2C$ -bus formats. Small flat package: SSOP24 (0.65 mm pitch)



Weight: 0.09 g (typ.)

### **Features**

- Vcc: 5V (typ.)
- Two-band mixer
- Two-band oscillator
- IF output driver
- Asymmetrical IF output
- I<sup>2</sup>C bus format control
- 33-V high voltage tuning amplifier built-in
- Three-bit bandswitch drive transistor
- Frequency steps: 31.25 kHz, 50 kHz, 62.5 kHz (when a 4 MHz crystal is used)
- Four-programmable chip address
- Power on reset circuit
- Automatic changeover between 1/4 and 1/2 prescaler through data input
- Standby mode
- Package: Pb-free

#### Power on reset status


- Frequency step: 62.5 kHz
- Charge pump current: Low
- Counter data: ALL [0]
- Band driver: OFF
- Tuning amplifier: OFF (charge pump is sink mode)
- Local oscillator and mixer: UHF mode

note1: This device is easy to be damaged by high voltage or electric fields. In regards to this, please handle with care.

note2: Install the product correctly. Otherwise, it may result in break down, damage and/or degration to the product or equipment.

1

### **Block Diagram**



Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

### **Terminal Name**

Pin No.	Pin Name
1	UHF RF input
2	VHF RF input
3	GND 1
4	Mixer output 1
5	Mixer output 2
6	IF AMP input
7	Band output port : BS_V
8	Band output port : BS_VH
9	Band output port : BS_FM
10	ADR (address setting)
11	SDA in/output
12	SCL input
13	GND 2
14	Crystal input
15	NF
16	Vt output
17	IF output
18	Vcc
19	GND 3
20	UHF oscillator 1
21	UHF oscillator 2
22	VHF oscillator –C1
23	VHF oscillator –C2
24	VHF oscillator –B1

### **Terminal Function**

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

Pin No.	Pin Name.	Function	Interface
1	UHF RF Input	RF signal input pin for the UHF band. Asymmetrical input type	T GND
2	VHF RF Input	RF signal input pin for the VHF band. Asymmetrical input type	Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q
3	GND 1	Ground pin	-
4 5	Mixer Output	Mixer output pins  A tank circuit is connected between the pins for tuning.  Since these are open collector outputs, be sure to connect with a power supply through a load (resistance, coil).	4 5
6	IF Amp Input	IF AMP input pin This pin and a pin4 are connected through a capacity.	6 GND

Pin No.	Pin Name.	Function	Interface
7 8 9	BS_V BS_VH BS_FM	The output port of the band block can be set up using the bandswitch data.  Bear in mind that drive current differs according to each band drive port.	7 B JOSE GND
10	ADR	Address setting pin The address of the PLL block is set up using the voltage applied to this pin.	50k
11	SDA	Serial data input and output pin	Vcc 11 22 1k GND
12	SCL	Serial clock input pin	Vcc 12 1k GND
13	GND 2	Ground pin	-

Pin No.	Pin Name.	Function	Interface
14	Crystal Input	Crystal oscillator input pin. A 4-MHz crystal is used.	Vcc 14 W GND
15	NF	Be sure to connect a resistance (of about 33 k ) between pin 16 and the 33-V external power supply for tuning.  To prevent abnormal oscillation,	Vcc Vcc Vcc
16	Vt Output	connect between pin 16 and GND a capacity element that does not affect a PLL.	GND GND
17	IF Output	IF signal output pin Asymmetrical output type. Output impedance is about 75 .	Vcc 17 GND
18	Vcc	Power supply pin	-
19	GND 3	Ground pin	-

Pin No.	Pin Name.	Function	Interface
20 21	UHF Oscillator	Local oscillator for the UHF band The oscillator type is symmetrical amplifier.	20 21 GND
22 23 24	VHF Oscillator	Local oscillator for the VHF band The oscillator type is symmetrical amplifier.	23 22 W W W 24 GND

### **Maximum Ratings**

CHARACTERISTIC	PIN No	SYMBOL	RATING	UNIT
Vcc	18	Vcc	6	V
Tuning Amplifier Voltage Applied	16	VBT	38	V
Input terminal voltage		VIN	GND-0.3~Vcc+0.3	V
Power Dissipation	_	PD	890 (note4)	mW
Operating Temperature	_	Topr	-20~85	
Junction Temperature	_	Tj	150	
Storage Temperature	-	Tstg	-55~150	

note3: The absolute maximum ratings of a semiconductor device are a set of specified parameter values that must not be exceeded during operation, even for an instant. If any of these rating are exceeded during operation, the electrical characteristics of the device may be irreparably altered, in which case the reliability and lifetime of the device can no longer be guaranteed. Moreover, any exceeding of the ratings during operation may cause breakdown, damage and/or degradation in other equipment. Applications using the device should be designed so that no maximum rating will ever be exceeded under any operating conditions. Before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in this documents.

note4:  $50 \times 50 \times 1.6$  mm, Cu 40% board used. When using the device at above Ta = 25 , decrease the power dissipation by 7.2 mW for each increase of 1 .

7

### **Operating Supply Voltage**

Pin No.	SYMBOL	MIN.	TYP.	MAX.	UNIT
18	Vcc	4.5	5.0	5.5	V

### **Electric Characteristics**

# (Unless otherwise specified, Vcc = 5 V, Ta = 25 )

<u> </u>	·	TECT		TEST COMPLICAL		1		
CHARACTERISTICS	SYMBOL	TEST CIRCUIT	BAND	TEST CONDITION (note5, 6)	MIN.	TYP.	MAX.	UNIT
	Icc-1		VHF	B1 = ON (BS_VH=open)	52	65	78	
Power Supply and Current	Icc-2	1	UHF	B3 = ON (BS_FM=open)	53	66	79	mA
	Icc-3		1	Power Save setting	6	9	12	
			VHF	RF = 55.25 MHz -40 dBmWin	21	24	27	
Conversion Gain	CG	2	VHF	RF = 367.25 MHz -40 dBmWin	22	25	28	dB
(see 1)		2	UHF	RF = 373.25 MHz -40 dBmWin	26	29	32	uВ
			UHF	RF = 801.25 MHz -40 dBmWin	27	30	33	
			VHF	RF = 55.25 MHz	8.5	11.0		
IF Output Power Level	Ifp	2	VHF	RF = 367.25 MHz	8.5	11.0	_	dBmW
(see 2)	пр	۷	UHF	RF = 373.25 MHz	8.5	11.0	_	abilivv
			UHF	RF = 801.25 MHz	8.5	11.0	_	
			VHF	RF = 55.25 MHz -35 dBmWin	_	_	± 0.5	
Conversion Gain Shift	CGs	2	VHF	RF = 367.25 MHz -35 dBmWin	_	_	± 0.5	dB
(see 3)	003	۷	UHF	RF = 373.25 MHz -35 dBmWin	_	_	± 0.5	uБ
			UHF	RF = 801.25 MHz -35 dBmWin	_	_	± 0.5	
Band Port Drive Current BS_V	IBD-V	1	_	Pin 7, maximum drive current	_	_	5	mA
Band Port Drive Current BS_VH	IBD-VH	1	_	Pin 8, maximum drive current	_	_	10	mA
Band Port Drive Current BS_FM	IBD-FM	1	_	Pin 9, maximum drive current	_	_	5	mA
Band Port Drive Maximum Current	IBD-MAX	1		Maximum drive current / 2 port ON	_	_	15	mA
Band Port Drive Voltage Drop	VBDsat	1		With each port at maximum current drive. 1 port ON	_	0.15	0.2	V
Tuning Amplifier Output Voltage (Close Loop)	Vt out	1	_	Isink = 1.5 mA	0.3	_	33	V
Tuning Amplifier Maximum Current	lvt	1	_	VBT = 33 V	_	_	1.5	mA
Crystal Negative Resistance	XtR	1	_	4-MHz crystal used	1	2	_	k
Ratio Setting Range	N	-	_	15-bit counter	1024	_	32767	Ratio
Logic Input Low Voltage	VBsL	1		SDA, SCL pin	- 0.3	_	1.5	V
Logic Input High Voltage	VBsH	1	_	SDA, SCL pin	2.7	_	Vcc +0.3	V
Logic Input Current (Low)	I BsL	1		SDA, SCL pin	- 20	_	10	μА
Logic Input Current (High)	I BsH	1		SDA, SCL pin	- 10	_	20	μА
Charge Pump Output Current	loha	1	_	CP = 0	± 40	± 55	± 70	^
Charge Fump Output Current	Ichg		_	CP = 1	± 190	± 250	± 310	μΑ
ACK Output Voltage	VACK	1	_	Isink = 3 mA	_	_	0.4	V

note5: IF output frequency: 45.75 MHz note6: IF output load: 75

### **Reference Data**

# (Unless otherwise specified, Vcc = 5 V, Ta = 25 )

This data is a reference value and is not guaranteed.

CHARACTERISTICS	SYMBOL	TEST CIRCUIT	BAND	TEST CONDITION (note5,6)	MIN.	TYP.	MAX.	UNIT			
			VHF	RF = 55.25 MHz, DSB		12.0	14.0				
Noise Figure			VHF	RF = 367.25 MHz, DSB		11.0	13.0				
(see 4)	NF	2, 3	UHF	RF = 373.25 MHz, DSB		8.5	10.5	dB			
			UHF	RF = 801.25 MHz, DSB		9.0	11.0				
			VHF	OSC = 101 MHz			± 50				
Frequency Shift			VHF	OSC = 413 MHz			± 200				
(The PLL is not operating.) (see 5)	fB	2	UHF	OSC = 419 MHz			± 150	kHz			
			UHF	OSC = 847 MHz			± 700				
			VHF	OSC = 101 MHz			± 250				
Switch On Drift		_	VHF	OSC = 413 MHz		_	± 1350				
(The PLL is not operating.) (see 6)	fs	2	UHF	OSC = 419 MHz		_	± 450	kHz			
			UHF	OSC = 847 MHz	_	_	± 1550				
		2.4	VHF	fd = 55.25 MHz, -40dBmWin	- 25	- 21	_				
1% Cross Modulation	CM		VHF	fd = 367.25 MHz, -40dBmWin - 28 - 24		_	-ID\/				
(see 7)	СМ	2, 4	UHF	fd = 373.25 MHz, -40dBmWin	- 30	- 26	_	dBmW			
			UHF	fd = 801.25 MHz, -40dBmWin	- 31	- 27	_				
			VHF	fd = 55.25 MHz, -10dBmWout	65	70	_				
C / S Beat	IM3	2.4	VHF	fd = 367.25 MHz, -10dBmWout	65	70	_	dD.o			
(see 8)	IIVI3	2, 4	UHF	fd = 373.25 MHz, -10dBmWout	65	70	_	dBc			
			UHF	fd = 801.25 MHz, -10dBmWout	65	70	_				
	Ch5			fp = 77.25MHz, fud = 83.25MHz Lo = 123MHz	62	67	_				
Ch Beat (see 9)	Ch6	2, 4	VHF	fp = 83.25MHz, fud = 87.75MHz Lo = 129MHz	66	71	_	dBc			
	chA-5			fp = 91.25MHz Lo = 137MHz	65	70					
RF Input Maximum Level	55.		VHF	Pin 2			40	ID 14/			
Without Lock-out	RF-in	2	UHF	Pin 1		_	10	dBmW			
Crystal External Input Minimum Level	Xo extl-l	1	_	4-MHz signal input	300	_	_	mVp-p			
Crystal External Input Maximum Level	Xo extl-h	1	_	4-MHz signal input	_	_	650	mVp-p			
Crystal External Input Frequency	Xo extf	1	_	D / U is above 10dB	_	4	_	MHz			

note5: IF output frequency: 45.75 MHz

note6: IF output load: 75

9

### I<sup>2</sup>C Bus Line Characteristic

CHARACTERISTICS	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
SCL Clock Frequency	fscl		0	-	400	kHz
Bus Free Time between a STOP and a START Condition	tBUF		1.3	-	-	μS
Hold Time (Repeated) START Condition	tHD;STA		0.6	-	-	μS
Low Period of the SCL Clock	tLOW		1.3	-	-	μS
High Period of the SCL Clock	tHIGH		0.6	-	-	μS
Set-up Time for a Repeated START Condition	tSU;STA	-	0.6	-	-	μS
Data Hold Time	tHD;DAT		0	-	0.9	μS
Data Set-up Time	tSU;DAT		100	-	-	μS
Rise Time of both SDA and SCL Signal	tR		-	-	300	μS
Fall Time of both SDA and SCL Signals	tF		-	-	300	μS
Set up Time for STOP Condition	tsU;STO		0.6	,	-	μS




Figure 1: I<sup>2</sup>C-bus data timing chart (falling edge timing)

Timing charts may be simplified for explanatory purposes.

#### **Test Conditions**

Conversion Gain (see 1)

RF Input level = -40dBmW (untuned)

IF Output Power Level (see 2)

Measure IF output level when it is maximum level.

Conversion Gain Shift (see 3)

The conversion gain shift is defined as a change in conversion gain when supply voltage varies from Vcc = 5 V to 4.5 V or from Vcc = 5 V to 5.5 V.

Noise Figure (see 4)

Noise figure meter used. Direct reading. (DSB)

Frequency Shift (the PLL is not operating) (see 5)

The frequency shift is defined as a change in oscillator frequency when supply voltage varies from Vcc = 5 V to 4.5 V or from Vcc = 5 V to 5.5 V.

Switch On Drift (the PLL is not operating) (see 6)

It is frequency change of oscillator by three minutes on the basis of the three seconds back of an after a power supply.

1% Cross Modulation (see 7)

- fd = fp : (fd input level = -40dBmW)
- fud = fp ± 12MHz, 100 kHz AM30%

Input two signals, and increase the fud input level.

Measure the fud input level when the suppression level reaches 56.5dB.

#### C/S Beat (see 8)

- fp
- fs = fp + 4.5MHz
- fc = fp + 3.58MHz

fp = fs = fc : 3 signal are same level input

Measure the suppression level when the PIF(45.75MHz) level is -10dBmW output.

Ch Beat (see 9)

\*Ch5 beat

- fp = 77.25MHz
- fud = 83.25MHz

Lo = 123MHz tuning

Beat frequency = fud  $\times 2 - \text{Lo} = 43.5 \text{MHz}$ 

fp = fud : 2 signal are same level input

Measure the suppression level when the PIF(45.75MHz) level is -10dBmW output.

#### \*Ch6 beat

- fp = 83.25MHz
- fs = 87.75MHz

Lo = 129MHz tuning

Beat frequency = fp + fs - Lo = 42MHz

fp = fs : 2 signal are same level input

Measure the suppression level when the PIF(45.75MHz) level is -10dBmW output.

\*ChA-5 beat

• fp = 91.25MHz

Lo = 137MHz tuning

Beat frequency =  $Lo - fp \times 2 = 45.5MHz$ 

Measure the suppression level when the PIF(45.75MHz) level is -10dBmW output.

### **Description of PLL Block Operation**

#### - I2C bus control -

The TA1395FNG conforms to the  $I^2C$ -bus format.

I<sup>2</sup>C-bus mode enables two-way bus communications with Write Mode, which receives data, and Read Mode, which sends data.

Write Mode and Read Mode are set using the last bit (R/W bit) of the address byte. If the last address bit is set to [0], Write Mode is selected; if it is set to [1], Read Mode is selected.

Addresses can be set using the hardware bits, and four programmable addresses are available. With this setting, multiple frequency synthesizers can be used in the same I<sup>2</sup>C-bus. The address for the hardware bit setting can be selected by applying voltage to the address setting pin (ADR: pin 10). An address is selected according to the set bits.

If the correct address bytes are received, the serial data (SDA) line is "Low" during acknowledgment; when Write Mode is set, the serial data (SDA) line is "Low" during the next acknowledgment if the data byte is programmed. The IC is equipped with 1/2 and 1/4 built-in prescalers, and it is possible to change from one prescaler to the other using input data. When a frequency step of 62.5 kHz is selected, the 1/2 prescaler operates with a divider ratio of 1024 to 4095, and the 1/4

When the frequency step selected is 31.25 kHz and 50 kHz, the 1/2 prescaler operates with a divider ratio of 1024 to 8191, and the 1/4 prescaler operates with a divider ratio of 8192 to 32767.

In addition, even if the prescaler is changed, the data is calculated in the internal circuit and is processed so that the comparison frequency in each the frequency step does not change.

For a frequency step of 62.5 kHz: 15.625 kHz comparison frequency

For a frequency step of 50 kHz: 12.5 kHz comparison frequency

prescaler operates with a divider ratio of 4096 to 32767.

For a frequency step of 31.25 kHz: 7.8125 kHz comparison frequency

This IC incorporates a built-in power-on reset circuit for which a detection voltage of approximately 1.4 V has been set. When the Vcc is supplied, a delay or stoppage in a power supply voltage close to this detection voltage may cause the power-on reset circuit to malfunction, in which case there is a risk that some data may not be received even after the recommended voltage has been restored.

### A) Write Mode (Setting Command)

When WRITE mode is set so that the different types of information may be received, byte 1 is used to specify the address data; byte 2 and byte 3, the frequency data; byte 4, function setting data such as the divider ratio setting; and byte 5, the output port data (bandswitch data).

Data are latched and transferred one after the other in the case of byte 3, byte 4 and byte 5, while byte 2 and byte 3 are latched and transferred as a two-byte set (byte 2 + byte 3).

Once a correct address is received and acknowledged, the data type is determined by whether the first bit of the next byte is set to [0] or [1]. [0] indicates frequency data, while [1] indicates function setting or output data.

Until the I<sup>2</sup>C-bus STOP CONDITION is detected, the additional data can be input without transmitting the address data again. (For example: Frequency sweep is possible with additional frequency data.)

If data transmission is aborted, data programmed before the abort are valid.

#### BYTE 1

Hardware bit setting of byte 1 is possible using the address data.

The hardware bit is set with the voltage applied to the address setting pin (ADR: pin 10).

### BYTE 2, BYTE 3

Byte 2, byte 3 are stored in the 15-bit shift register with counter data for the frequency setting, and control the 15-bit programmable counter ratio.

The program frequency can be calculated in the following formula:

fosc = 4 x fr x N.

fosc : Program frequency

4 : Prescaler

fr : Phase comparator reference frequency

N : Counter total divider ratio

fr is calculated using the crystal oscillator and the reference frequency divider ratio set in byte 4 (control byte): fr = crystal oscillator frequency / reference divider ratio.

The reference frequency divider ratio can be set to 1/512, 1/320, and 1/256.

When using a 4-MHz crystal oscillator, fr = 7.8125 kHz, 12.5 kHz, and 15.625 kHz.

The step frequency is 31.25 kHz, 50.0 kHz, and 62.5 kHz.

#### **BYTE 4**

Byte 4 is a control byte used to set the different functions. Bit 2 (CP) and controls the output current of the charge-pump circuit. When bit 2 is set to [0], the output current is set to  $\pm 55 \,\mu\text{A}$ ; when it is set to [1], it is  $\pm 250 \,\mu\text{A}$ .

Bit 3 (T2), bit 4 (T1), and bit 5 (T0) are used to set charge pump, the phase comparator reference signal output and counter divider output in test mode. (For details of test mode, see the test mode setting table.)

Bit 6 (Rsa) and bit 7 (Rsb) are used to set the crystal reference frequency divider ratio. (For details of the crystal reference frequency divider ratio, see the table for crystal reference frequency divider ratios.)

Bit 8 (OS) is used to set the charge-pump driver amplifier output setting. When bit 8 is set to [0], the output is ON (the normal setting used); when it is set to [1], the output is OFF (charge pump is sink mode).

#### BYTE 5

Byte 5 is used to set the test mode and control the output ports (BS\_V, BS\_VH, BS\_FM).

When a bandswitch data is set to [0], the output port is OFF; when it is set to [1], it is ON.

Bandswitch setting is also used to switch between the VHF and UHF bands and it is control standby mode.

- When the bandswitch data for either B1 or B2 is [1], VHF mode is effective.
- When the bandswitch data for both B1 and B2 is [0], UHF mode is effective.
- · When the bandswitch data for both B1 and B2 is [1], Standby mode is effective.

Set the following maximum values for currents to the bandswitch driver. Ensure also that the total band current is within 15 mA when two bands are operating at the same time.

BS\_V (pin 7) output current: 5 mA (maximum)
BS\_VH (pin 8) output current: 10 mA (maximum)

BS\_FM (pin 9) output current: 5 mA (maximum)

### B) READ MODE (Status Request)

When Read Mode is set, power-on reset operation status and phase comparator lock detector output status are output to the master device.

Bit 1 (POR) indicates the power-on reset operation status. When the power supply of Vcc stops, this bit is set to [1]. The conditions for reset to [0] are that voltage supplied to Vcc is 3V or higher, that transmission is requested in READ MODE, and that the status is output. (When Vcc is turned on, bit 1 is also set to [1].)

Bit 2 (FL) indicates the phase comparator lock status. When this is locked, [1] is output; when it is unlocked, [0] is output.

13

## DATA FORMAT A) WRITE MODE

		MSB							LSB	
1	Address Byte	1	1	0	0	0	MA1	MA0	R/W = 0	ACK
2	Divider Byte 1	0	N14	N13	N12	N11	N10	N9	N8	ACK
3	Divider Byte 2	N7	N6	N5	N4	N3	N2	N1	N0	ACK (L)
4	Control Byte	1	СР	T2	T1	T0	Rsa	Rsb	os	ACK (L)
5	Band SW Byte	Х	Х	Х	Х	Х	В3	B2	B1	ACK (L)

X :DON'T CARE ACK :Acknowledged

(L) :Latch and transfer timing

**B) READ MODE** 

<u> </u>	12/12 111022									
		MSB							LSB	
1	Address Byte	1	1	0	0	0	MA1	MA0	R/W=1	ACK
2	Status Byte	POR	FL	1	1	1	1	1	1	-

ACK :Acknowledged

### **DATA SPECIFICATIONS**

MA1, MA0: programmable hardware address bits

MA1	MA0	ADDRESS PIN APPLIED VOLTAGE					
0	0	0 to 0.1Vcc					
0	1	OPEN or 0.2Vcc to 0.3Vcc					
1	0	0.4Vcc to 0.6Vcc					
1	1	0.9Vcc to Vcc					

N14 - N0: programmable counter data

CP: charge pump output current setting

[0]  $\frac{1}{2} \pm 55 \,\mu\text{A} \text{ (typ.)}$ [1]  $\frac{1}{2} \pm 250 \,\mu\text{A} \text{ (typ.)}$ 

T2, T1, T0: test mode setting bits

CHARACTE	T2	T1	T0	NOTE		
Normal operation		0	0	Х	-	
OFF Charge-pump SINK		0	1	0	Charge pump is OFF	(check output: NF)
		1	1	0	Only charge pump sink current is ON	(check output: NF)
	SOURCE	0	1	1	Only charge pump source current is ON	(check output: NF)
Reference signal output		1	0	0	Reference signal output	(check output: BS_FM)
1/2 counter divider output		1	0	1	1/2 counter output	(check output: BS_V)

14

X :DON'T CARE

note7: Testing of the counter divider output requires the input of programmable counter data.

Rsa, Rsb: Reference frequency divider ratio select bit.

Rsa	Rsb	DIVIDER RATIO	COMPARE FREQUENCY	STEP FREQUENCY
1	1	1/256	15.265kHz	62.5kHz
0	1	1/512	7.8125kHz	31.25kHz
Х	1	1/320	12.5kHz	50kHz

OS: tuning amplifier control bit

[0] : tuning amplifier ON (normal operation)

[1] : tuning amplifier OFF (charge pump is sink mode)

B3, B2, B1: Band output port control and band change control bit

The Bandswitch data controls band port, mixer and oscillator, standby mode.

When the standby mode set, it is operating only bus-inter-face and crystal oscillator.

B2, B1 data

Bandswi	tch Data	Band Ou	tput Port	Operation Mixer, Oscillator		
B2	B1	BS_V (pin7)	BS_VH (pin8)	-		
0	0	OFF	OFF	UHF		
0	1	ON	OFF	VHF		
1	0	ON	ON	VHF		
1	1	OFF	OFF	OFF (Standby Mode)		

B3 data

Bandswitch Data	Band Output Port	Operation Mixer, Oscillator		
В3	BS_FM (pin9)	-		
0	OFF	Not relation		
1	ON	Not relation		

15

POR: power-on reset flag

[0] : normal operation[1] : reset operation

FL: lock detect flag
[0] : unlocked
[1] : locked

X: don't care

### -EXAMPLE OF BUS DATA TRANSMITTER-

S: Start

ADR: Address Byte

DIV1: Divider Byte 1 (frequency data) DIV2: Divider Byte 2 (frequency data)

CONT: Control Byte BAND: Bandswitch Byte

A: Acknowledge

P: Stop

[1] Transmi	tter - 1										
S	ADR	Α	DIV1	Α	DIV2	Α	CONT	Α	BAND	Α	Р
[2] Transmi	ttor - 9										
S S	ADR	Α	CONT	Α	BAND	Α	DIV1	Α	DIV2	А	Р
	•							'			
[2] Transmi	tter - 3 (This	can ho	applied if co	ntrol d	ata and hand	lewitch	data havo al	roady h	oon program	amod )	
S	ADR	A	DIV1	A	DIV2	A	P	Teauy D	een progran	iiieu./	
	7.2	1		, ,							
[4] Transmi	tter - 4 (This	can be	applied if fr	equenc	y data have a	lready	been prograi	mmed.)			
S	ADR	Α	CONT	Α	BAND	Α	Р				


[5] Transmi	tter - 5 (This	can be	applied if fre	quenc	y counter dat	a and bandswitch data have already been programmed.)
S	ADR	Α	CONT	Α	Р	

Until the I<sup>2</sup>C-bus STOP condition is detected, it is possible to input the additional data without transmitting the address data again. (For example: Frequency sweep is possible with additional frequency data.)

If data transmission is aborted, data programmed before the abort are valid.

16


### **TEST CIRCUIT 1**



note8: Components in the test circuits are only used to obtain and confirm the device characteristics. These components and circuits do not warrant to prevent the application equipment from malfunction or failure.

17

### **TEST CIRCUIT 2**



note8: Components in the test circuits are only used to obtain and confirm the device characteristics. These components and circuits do not warrant to prevent the application equipment from malfunction or failure.

 $L1 \stackrel{.}{.} 0.4 mmd,\, 2.5 mm\phi,\, 6.5 t$ 

L2: 0.4mmd, 2.5mm $\phi$ , 2.5t

L3: 0.4mmd, 2.5mmφ, 2.5t

 $L4 \div 0.4 mmd,\, 1.5 mm\phi,\, 1.5 t$ 

L5: Toko (886BNF-0357)

X'tal: 4MHz (NDK; AT-51)

\*IF output pin is 75 load.

Measurement bus data setting

- · Charge pump: High [250 µA (typ.)]
- Frequency step: 62.5 kHz

### **TEST CIRCUIT 3**




Figure 2: Noise Figure measurement

### **TEST CIRCUIT 4**





Figure 3: 1%Cross Modulation \_ C/S beat \_ Ch beat measurement


### I<sup>2</sup>C BUS CONTROL SUMMARY

### **Data transmission format**




- S: Start condition
- P: Stop condition
- A: Acknowledge


### (1) Start / stop conditions



#### (2) Bit transfer




### (3) Acknowledge



#### (4) Slave address

A6	A5	A4	А3	A2	A1	A0	R/W
1	1	0	0	0	*	*	0

### **OUTLINE DRAWING**



Weight: 0.09 g (typ.)

#### HANDLING PRECAUTIONS

- 1. Using a human charge model (C=100pF, R=1.5k , test repeated three times), the product's electrostatic resistance was determined to be low in the following cases.
  - (1) When a positive voltage is applied across pin1(UHF RF input) and Vcc and any GND.
  - (2) When a positive voltage is applied across pin2(VHF RF input) and any GND.
  - (3) When a positive voltage is applied across pin16(Vt output) and Vcc and any GND.

Accordingly, please handle the product with care.

- 2. The device should not be inserted into or removed from the test apparatus while the voltage is being applied; otherwise breakdown or deterioration in performance of the device may result.
  - Also, avoid any abrupt increasing or decreasing of the voltage.
  - Overshoot or chattering of the power supply may cause the IC to be degraded.
  - To avoid this problem, equip the power supply line with filters.
- 3. The peripheral circuits described in this datasheet are given only as system examples for evaluating the performance of the device. Toshiba neither recommend the configuration or related values of the peripheral circuits nor intend to manufacture such application systems in large quantities.
  - Please note that the high-frequency characteristics of the device may vary depending on the external components, mounting method and other factors relating to the application design. Therefore it is the responsibility of users incorporating the device into their designs to evaluate the characteristics of application circuits.
  - Toshiba only guarantee the quality and characteristics of the device as described in this datasheet and do not assume any responsibility for the customer's application design.
- 4. In order better to understand the quality and reliability of Toshiba semiconductor products and to incorporate them into designs in an appropriate manner, please refer to the latest Semiconductor Reliability Handbook (Integrated Circuits) published by Toshiba Semiconductor Company.

22

The handbook can also be viewed online at "http://www.semicon.toshiba.co.jp/"

# **Solderability**

Regarding solderability, the following conditions have been confirmed.

- (1) Use of Sn-63Pb solder bath
  - Solder bath temperature = 230°C
  - ·Dipping time = 5 seconds
  - ·The number Number of times = once
  - · Use of R-type flux
- (2) Use of Sn-3.0Ag-0.5Cu solder bath
  - Solder bath temperature = 245°C
  - Dipping time = 5 seconds
  - Number of times = once
  - Use of R-type flux

### **RESTRICTIONS ON PRODUCT USE**

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
  TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.

24