# TC9256APG, TC9256AFG, TC9257APG, TC9257AFG 

## PLL for DTS

The TC9256APG, TC9256AFG, TC9257APG and TC9257AFG are phase-locked loop (PLL) LSIs for digital tuning systems (DTS) with built-in two-modulus prescalers.

All functions are controlled through three serial bus lines.
These LSIs are used to configure high-performance digital tuning systems.

## Features

- Suitable for use in digital tuning systems in high-fi tuners and car stereos.
- Built-in prescalers operate at an input frequency ranging from 30 to 150 MHz during FMIN input (with two-modulus prescaler) and at 0.5 to 40 MHz during $\mathrm{AM}_{\text {IN }}$ input (with two-modulus prescaler or direct dividing)
- 16-bit programmable counter, dual parallel output phase comparator, crystal oscillator and reference counter
- $3.6 \mathrm{MHz}, 4.5 \mathrm{MHz}, 7.2 \mathrm{MHz}$ or 10.8 MHz crystal oscillators can be used.
- 15 possible reference frequencies (when using 4.5 MHz crystal):ref. $=0.5 \mathrm{k}, 1 \mathrm{k}, 2.5 \mathrm{k}, 3 \mathrm{k}, 3.125 \mathrm{k}, 3.90625 \mathrm{k}, 5 \mathrm{k}, 6.25$ $\mathrm{k}, 7.8125 \mathrm{k}, 9 \mathrm{k}, 10 \mathrm{k}, 12.5 \mathrm{k}, 25 \mathrm{k}, 50 \mathrm{k}$ and 100 kHz .
- Built-in 20-bit general-purpose counter for such uses as measuring intermediate frequencies ( $\mathrm{IF}_{\mathrm{IN} 1}$ and $\mathrm{IF}_{\mathrm{IN} 2}$ ) and low-frequency pilot signal cycles (SCIN). (No cycle measurement function is available on the TC9256APG and TC9256AFG.)
- High-precision ( $\pm 0.55$ to $\pm 7.15 \mu \mathrm{~s}$ ) PLL phase error detection
- Numerous general-purpose I/O pins for such uses as peripheral circuit control
- Four N-channel open-drain output ports (OFF withstanding voltage: 12 V ) for such uses as control signal output. (TC9256APG and TC9256AFG have only three ports.)
- Standby mode function (turns off FM, AM and IF amps) to save current consumption
- All functions controlled through three serial bus lines
- CMOS structure with operating power supply range of $\mathrm{VDD}=$ $5.0 \pm 0.5 \mathrm{~V}$.
- 16-pin DIP (TC9256APG), 20-pin DIP (TC9257APG), 16-pin SOP (TC9256AFG), 20-pin SOP (TC9257AFG) packages


Weight
P-DIP16-300-2.54A: 1.0 g (typ.)
P-DIP20-300-2.54A: 1.24 g (typ.)
P-SOP16-300-1.27A: 0.16 g (typ.)
P-SOP20-300-1.27A: 0.48 g (typ.)

## Pin Assignment (Top view)

TC9256APG, TC9256AFG


DIP-16PIN / SOP-16PIN

TC9257APG, TC9257AFG


DIP-20PIN / SOP-20PIN

Block Diagram


Note: There are no pins marked in the TC9256APG or TC9256AFG.
Pin names and numbers in parentheses apply to the TC9256APG and TC9256AFG.
Other pins are common to the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG.

Pin Function


| Pin No. | Symbol | Pin Name | Function | Circuit Diagram |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 18 \\ (-) \end{gathered}$ | $1 / O-7 / S^{\text {IN }}$ | General-purpose I/O ports <br> /General-purpose counter cycle measurement input | General-purpose I/O port input/output pin. Can be switched for use as signal input pin to measure low-frequency signal cycles. (Not available on the TC9256APG and TC9256AFG.) <br> Note: This pin is set for input when power is turned on. |  |
| $\begin{gathered} 19 \\ (15) \end{gathered}$ | DO1 | Phase comparator output <br> (General-purpose output ports) | These pins are for phase comparator tristate output. <br> DO1 and DO2 are output in parallel. (On the TC9256APG and TC9256AFG, DO2 can be switched for use as a general-purpose output port.) |  |
| $\begin{gathered} 20 \\ (16) \end{gathered}$ | $\begin{aligned} & \mathrm{DO} 2 \\ & \text { (DO2/OT-4) } \end{aligned}$ |  |  |  |
| $\begin{gathered} 15 \\ (12) \end{gathered}$ | GND | Power supply pins | Applies $5.0 \mathrm{~V} \pm 10 \%$. | - |
| $12$ <br> (9) | $V_{D D}$ |  |  |  |

Note 1: Pin numbers 1 to 8 are common to the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG.
Note 2: Pin names and numbers in parentheses apply to the TC9256APG and TC9256AFG.

## Functions and Operation

## Serial I/O Ports

As the block diagram shows, the functions of the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG are controlled by setting data in the 48 bits contained in each of the two sets of 24 -bit registers. Each bit of data in these registers is transferred through the serial ports between the controller and the DATA, CLOCK and PERIOD pins. Each serial transfer consists of a total of 32 bits, with 8 address bits and 24 data bits.

Since all functions are controlled in units of registers, the explanation here focuses on the 8 -bit addresses and functions of each register.

These registers consist of 24 bits and are selected by an 8 -bit address.
A list of the address assignments for each register is given below under Register Assignments.

\begin{tabular}{|c|c|c|c|c|}
\hline Register \& Address \& 24-Bit Composition \& \multicolumn{2}{|l|}{No. of Bits} \\
\hline Input Register 1 \& DOH \& \begin{tabular}{l}
PLL divisor setting \\
Reference frequency setting PLL input and mode setting Crystal oscillator selection
\end{tabular} \& Total \& 16
4
2
2
24 \\
\hline Input Register 2 \& D2H \& \begin{tabular}{l}
General-purpose counter control (Including lock-detection bit control) \\
I/O port and general-purpose counter switching bits I/O-5/CLK pin switching bit \\
(DO2/OT-4 pin switching bit for TC9256APG and TC9256AFG) \\
DO pin control \\
TEST bit \\
I/O port control \\
(Also used as general-purpose counter input-selection bits) \\
Output data
\end{tabular} \& Total \& 4
3
1

1
1
5

9
24 <br>
\hline Output Register 1 \& D1H \& General-purpose counter numeric data Not used \& Total \& 22
2
24 <br>

\hline Output Register 2 \& D3H \& | Lock detection data |
| :--- |
| I/O port control data |
| Output data |
| Input data (undefined during output port selection) |
| Not used | \& Total \& 5

5
4
5
5
24 <br>
\hline
\end{tabular}

On the falling edge of the PERIOD signal, the input data is latched in register 1 or register 2 and the function is performed.
On the ninth falling edge of the CLOCK signal, the output data is latched in parallel in the output registers. The data are subsequently output serially from the data pin.

## Register Assignments



When power is turned on, the input registers are set as shown below.

*1: This setting is not available on the TC9256APG and TC9256AFG.
*2: The data is " 0 " on the TC9256APG and TC9256AFG.
*3: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
*4: Data is undefined
*5: Set data to "0" for the TEST bit.

## Serial Transfer Format

The serial transfer format consists of 8 address bits and 24 data bits (Figure 1). Addresses D0H to D3H are used.


Figure 1

- Serial data transfer

Serial data are transferred in sync with the clock signal. In the idle state, the PERIOD, CLOCK and DATA pin lines are all set to " H " level. When the period signal is at " $L$ " level, serial data transfer starts at the falling edge of the clock signal. Data transfer ends when the period signal is set to "L" level while the clock signal is at "H" level. Once serial data transfer has begun, however, no more than 8 falls of the clock signal can occur during the time the period signal is at " $L$ " level.
Since the receiving side receives the serial data as valid data at the rising edge of the clock signal, it is effective for the sending side to produce output in sync with the falling edge of the clock signal.
To receive serial data from the output registers (D1H, D3H), set the serial data output to high impedance after the 8 -bit address is output but before the next falling edge of the clock signal.

Data reception subsequently continues until the period signal becomes "L" level; data transfer ends just before the rising edge of the period signal. Therefore, the data pin must have an open-drain or tristate interface.

Note 1: When power is turned on, some internal circuits have undefined states. To set the internal circuit state, execute a dummy data transfer before performing regular data transfer.

Note 2: Times t1 to t8 have the following values:
$\mathrm{t} 1 \geqq 1.0 \mu \mathrm{~s}$
$\mathrm{t} 2 \geqq 1.0 \mu \mathrm{~s}$
$\mathrm{t} 3 \geqq 0.3 \mu \mathrm{~s}$
t $4 \geqq 0.3 \mu \mathrm{~s}$
$t 5 \geqq 0.3 \mu \mathrm{~s}$
t6 $\geqq 1.0 \mu \mathrm{~s}$
t7 $\geqq 1.0 \mu \mathrm{~s}$
$\mathrm{t} 8 \geqq 0.3 \mu \mathrm{~s}$
Note 3: Asterisks represent numbers taken from addresses, as in D*H.

## Crystal Oscillator Pins (XT, XT)

As Figure 2 shows, the clock required for internal operation is produced by connecting a crystal oscillator
between capacitors. Use the crystal oscillator selection bit to select an oscillating frequency of $3.6 \mathrm{MHz}, 4.5 \mathrm{MHz}$, 7.2 MHz or 10.8 MHz to match that of the crystal oscillator being used.

$\mathrm{C}=30 \mathrm{pF}$ typ.
Figure 2

Note: $\quad 3.6 \mathrm{MHz}(\mathrm{OSC} 1=$ " 0 " and OSC2 = " 0 ") is set when power is turned on. The crystal is not oscillating at this time because the system is in standby mode.

## Reference Counter (Reference Frequency Divider)

The reference counter section consists of a crystal oscillator and a counter.
A crystal oscillator frequency of $3.6 \mathrm{MHz}, 4.5 \mathrm{MHz}, 7.2 \mathrm{MHz}$ or 10.8 MHz can be selected. A maximum of 15 reference frequencies can be generated.

## 1. Setting Reference Frequency

The reference frequency is set using bits R0 to R3.


Note 1: Reference frequencies marked with an asterisk "*" can only be generated with a 4.5 MHz crystal oscillator

Note 2: (*1) Standby mode
Standby mode occurs when bits R0, R1, R2 and R3 are all set to "1". In standby mode, the programmable counter stops, and FM, AM and IFIN (when IFIN is selected) are set to "amp off" state (pins at "L" level). This saves current consumption when the radio is turned off. The DO pins become high impedance during standby mode.

During standby mode, the I/O ports (I/O-5 to I/O-9) and output ports (OT1 to OT4) can be controlled and the crystal oscillator can be turned on and off.

Note 3: The system is set to standby mode when power is turned on. At this time, the crystal oscillator is not oscillating and the I/O ports are set to input mode.

## Programmable Counter

The programmable counter section consists of a $1 / 2$ prescaler, a two-modulus prescaler and a 4 bit +12 bit programmable binary counter.

## 1. Setting of Programmable Counter

16 bits of divisor data and 2 bits indicating the dividing mode are set in the programmable counter.
(1) Setting dividing mode

The FM and MODE bits are used to select the input pin and the dividing mode (pulse-swallow mode or direct dividing mode). There are fourtypes of mode, as shown in the table below. Select one based on the frequency band being used.

(2) Setting divisor

The divisor for the programmable counter is set as binary data in bits P0 to P15.

- Pulse-swallow mode (16 bits)


Divisor setting range (pulse-swallow mode): $\mathrm{n}=210 \mathrm{H}$ to FFFFH (528 to 65535)
Note: In the $1 / 2+$ pulse-swallow mode, the actual divisor is twice the programmed value.

- Direct dividing mode (12 bits)


Divisor setting range (direct dividing mode): $\mathrm{n}=10 \mathrm{H}$ to FFFH (16 to 4095)
With the direct dividing mode, data P0 to P3 are don't-care and bit P4 is the LSB.

## 2. Prescaler and Programmable Counter Circuit Configuration

(1) Pulse-swallow mode circuit configuration


Figure 3

This circuit consists of a two-modulus prescaler, a 4-bit swallow counter and a 12 -bit programmable counter. During FMIN (FMH mode), a $1 / 2$ prescaler is added to the preceding step.
(2) Circuit configuration for the direct dividing method


Figure 4

In the direct dividing mode, the prescaler section is bypassed and the 12-bit programmable counter is used.

Note: Both FMIN and AMIN have built-in amps. Connecting a capacitor permits low-amplitude operation.

## General-Purpose Counter

The general-purpose counter is a 20 -bit counter. It has such uses as counting AM/FM band intermediate frequencies (IF) and detecting auto-stop signals during auto-search tuning. It also features a cycle measurement function for such uses as measuring low-frequency pilot signal cycles. The TC9256APG and TC9256AFG do not have the cycle measurement function (SCIN mode). General-purpose counter pins can also be used as I/O ports.

## 1. General-Purpose Counter Control Bits

(1) Bits G0 and G1 $\qquad$ Used for selecting the general-purpose counter gate time.

(2) Bits SC, IF1 and IF2. $\qquad$ I/O port and general-purpose counter switching bits. The functions of the following pins are switched by data.


Note 1: Pin names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
Note 2: Bits marked with "(*1)" cannot be set on the TC9256APG and TC9256AFG.
(3) Bits M7, M8 and M9 $\qquad$ M7 (*1) sets the state for pin I/O-7/SCIN; M8 (M5) sets the state for pin I/O-8/IFIN1; M9 (M6), for pin I/O-9/IFIN2.
These operations are valid when bits SC, IF1 and IF2 are all set to 1 .


Note1: Bits marked with an asterisk "(*)" are don't-care.
Note2: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
Note3: Bits marked with (*1) cannot be set on the TC9256APG and TC9256AFG.
(4) Bits f0 to f19. $\qquad$ The general-purpose counter results can be read in binary from bits f0 to f19 of the output register (D1H).

(5) OVER and BUSY bits. $\qquad$ Detect the operating state of the general-purpose counter.


Note: When using the general-purpose counter, confirm that the BUSY bit is " 0 " (counting is ended) and the OVER bit is " 0 " (general-purpose counter data is normal) before referring to the contents of the general-purpose counter result bits (f0 to f19).
(6) START bit $\qquad$ When the data is set to " 1 ", the general-purpose counter is reset; then counting start.


## 2. General-Purpose Counter Circuit Configuration

The general-purpose counter section consists of input amps, a gate time control circuit and a 20-bit binary counter.


Figure 5
3. General-Purpose Counter Measurement Timing


Frequency Measurement Timing Chart

$\underset{\text { Chart }}{\text { Cycle Measurement Timing }}$
$0<\mathrm{T}_{1} \leqq 0.25(\mu \mathrm{~s}), 0<\mathrm{T}_{2} \leqq 1(\mathrm{~ms})$
Figure 6

Note1: IFIN1 and IFIN2 input have built-in amps. Connecting a capacitor permits low-amplitude operation.
Note2: $\quad S_{C_{\mathbb{N}}}$ is configured for CMOS input; therefore input signals should be logic level.

## General-Purpose I/O Ports

These LSIs feature general-purpose output and I/O ports that are controlled through the serial ports.

| Input/Output Form | TC9256APG, TC9256AFG | TC9257APG, TC9257AFG | Input/Output Configuration |
| :---: | :--- | :--- | :--- |
| Output ports | Dedicated: 3 ports <br> Maximum: 4 ports <br> (1 port for CMOS output) | Dedicated: 4 ports | N-channel open-drain output |
| I/O ports | Maximum: 2 ports | Dedicated: 1 port <br> Maximum: 5 ports | CMOS input/output |

## 1. General-Purpose Output Ports (OT-1to OT-4)

Pins OT-1to OT-4 are general-purpose dedicated output ports used for control signal output. They are configured for N -channel open-drain output and have an off withstanding voltage of 12 V .

The data set in bits O1to O 4 of the input register (D2H) are output in parallel from their corresponding dedicated output port pins OT-1to OT-4. The TC9256APG and TC9256AFG do not have the dedicated output port OT-4, but setting the input register (D2H) CLK (O4C) bit to " 1 " converts pin DO2 into an output port OT-4 (configured for CMOS output).
The data set in bits O1to O 4 of the input register (D2H) can also be read from the DATA pins as output register (D3H) serial data O1to O4.
(1) TC9257APG and TC9257AFG

Address D2H

(2) TC9256APG and TC9256AFG


Note 1: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
Note 2: (*1) indicates the output state when the DO2/OT-4 pin is switched for use as an OT-4 output pin (configured for CMOS output).
(3) Output register $\qquad$ The data set in bits O 1 to O 4 of the input register can be read as serial data O 1 to O 4 from the output register (D3H).


## 2. General-Purpose I/O Ports (I/O-5 to I/O-9)

Pins I/O-5 to I/O-9 are general-purpose I/O ports used for control signal input and output. They are configured for CMOS input and output.
These I/O ports are set for input or output using bits C5, C6 and M7 to M9 of the input register (D2H).
Setting bits C5, C6 and M7 to M9 to "0" sets these ports for input. Data input in parallel from I/O-5to I/O-9 are latched in the internal register at the ninth falling edge of the serial clock signal. The data can then be read as serial data I5 to I9 from the DATA pins.

Setting bits C5, C6 and M7 to M9 to " 1 " sets these ports for output.
Data set in bits O 5 to 09 of the input register ( D 2 H ) is output in parallel from their corresponding general-purpose I/O port pins I/O-5 to I/O-9.
These operations are valid when bits SC, IF1, IF2 and CLK are all set to " 0 ".
(1) TC9257APG and TC9257AFG


- Setting data for output ports

Address D2H


Note1: On TC9257APG and TC9257AFG, pins I/O-7to I/O-9 also serve as general-purpose counter input pins. Therefore, bits SC, IF1 and IF2 of the input register (D2H) must be set to "0" when pins I/O-7to I/O-9 are used for I/O ports. Since pin I/O-5 also serves as the CLK pin, the CLK bit of the input register ( D 2 H ) must be set to " 0 " when pin I/O-5 is used as an I/O port.

Note2: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
Note3: Bits marked with (*1) cannot be set on the TC9256APG and TC9256AFG.
(2) TC9256APG and TC9256AFG


- Setting data for output ports

(3) Output register $\qquad$ Data set in bits C5, C6 and M7to M9 of the input register (D2H) can be read as serial data C5, C6 and M7to M9 from the output register (D3H).


Data input in parallel from pins I/O-5 to I/O-9 can be read as serial data I5 to I9 from the output register (D3H).


Note1: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
Note2: Bits marked with (*1) cannot be set on the TC9256APG and TC9256AFG.
Data is "0" for bits marked with (*2) on the TC9256APG and TC9256AFG.
Note3: When pins I/O-5 to I/O-9 are used for output, the data in I5~19 of the output register (D3H) is undefined.

Note4: When power is turned on, input register (D2H) I/O port control bits C5, C6 and M7 to M9 and output data bits O 5 to O 9 are set to " 0 ".
(General-purpose I/O ports are set as input ports. Pins used both as general-purpose I/O ports and general-purpose counter input are set for I/O port input. The output state of general-purpose output ports is set to high impedance ( N -channel open drain output = off).

Note5: On TC9256APG and TC9256AFG, pins I/O-5 and I/O-6 also serve as general-purpose counter input pins. Therefore, bits IF1 and IF2 of input register 2 must be set to " 0 " when these pins are used as I/O ports.

A typical example of data setting for general-purpose counter and I/O port use is shown below.

- TC9257APG and TC9257AFG


As shown above, the pins can be switched as required to enable use as an I/O port or general-purpose counter.

## Phase Comparator

The phase comparator outputs the phase error after comparing the phase difference of the reference frequency signal supplied by the reference counter and the divided output from the programmable counter. The frequencies and phase differences of these two signals are then equalized by passing them through low-pass filters. These signals then control the VCOs.
The filter constants can be customized for FM and AM bands since the signals are output in parallel from the phase comparator then pass through the two tristate buffer pins, DO1 and DO2.


Figure 7


Figure 8 DO Output Timing Chart


Figure 9 Typical Active Low-Pass Filter Circuit

The figures above show the DO output timing chart and a typical active low-pass filter circuit featuring a Darlington connection between the FET and transistor.

The filter circuit shown above is just one example. Actual circuits should be designed based on the band composition and the properties desired from the system.

Note: On the TC9256APG and TC9256AFG, pin DO2 can be switched for use as pin OT-4.

## Lock Detection Bits

The lock detection bits detect locked states in the PLL system. These systems have an unlock detection bit (unlock bit), which is used to detect, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. These systems also have phase error detection bits (bits PE1to PE3), which are capable of more precise detection ( $\pm 0.55 \mu \mathrm{~s}$ to $\pm 7.15 \mu \mathrm{~s}$ ).

## 1. Unlock Detection Bit (UNLOCK)

This bit detects, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. When there is no lock, that is, when the reference frequency and the divided output of the programmable counter are not the same, unlock F/F is set.

Unlock F/F is reset every time the input register (D2H) unlock reset bit (RESET) is set to " 1 ".
After unlock F/F has been reset in this way, locked state can be detected by checking the unlock detection bit (UNLOCK) of the output register (D3H). After unlock F/F has been reset, the unlock detection bit must be checked after a time interval exceeding the reference frequency cycle. This is because the reference frequency cycle inputs the lock detection strobe to unlock F/F. If the time interval is short, the correct locked state cannot be detected. Therefore, the output register (D3H) has a lock enable bit (ENABLE). This bit is reset every time the input register ( D 2 H ) reset bit is set to " 1 ", and set to " 1 " through the lock detection timing. That is, the locked state is correctly detected when the lock enable bit (ENABLE) is " 1 ".


Figure 10


Note: The asterisk "(*)" indicates an error state of over $180^{\circ}$ phase difference relative to the reference frequency.

## 2. Phase Error Detection Bits (PE1to PE3)

The unlock bit detects, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. The phase error detection bits (bits PE1to PE3) are capable of precise phase error detection of $\pm 0.55$ to $\pm 7.15 \mu$ s using the reference frequency cycle. (If the UNLOCK bit is set to " 1 " and the phase difference relative to the reference frequency is over $180^{\circ}$, bits PE1 to PE3 cannot correctly detect the phase error. Therefore, bits PE1to PE3 are normally used when the UNLOCK bit is set to " 0 ".) Bits PE1to PE3 detects phase error normally when the phase difference is $-180^{\circ}$ to $180^{\circ}$ relative to the reference frequency cycle.


The phase error data can be read from the output register (D3H) as serial data PE1 to PE3.

The following is a typical lock detection operation. It shows the operation flow from locked state to frequency change with a phase error greater than $\pm 4.95 \mu \mathrm{~s}$ and less than $\pm 6.05 \mu \mathrm{~s}$.


Figure 11

## Other Control Bits

1. CLK (O4C) and C5 (XT) Bits $\qquad$ Control bits that switch the function for the I/O-5/CLK pin on the TC9257APG and TC9257AFG, and the OT-4/DO2 pin on the TC9256APG and TC9256AFG.
(1) On the TC9257APG and TC9257AFG, the CLK bit controls switching of the I/O-5 pin and CLK pin.

- When bits R0 to R3 of the input register (D0H) are all set to "1" (standby mode)

- When one of bits R0 to R3 of the input register (D0H) is set to "0" (not standby mode)


Note1: The system clock output marked with an asterisk "(*)" refers to output of the crystal oscillator frequencies listed below.

| Crystal Oscillator (MHz) | System Clock (kHz) | Duty (\%) |
| :---: | :---: | :---: |
| 10.8 |  |  |
| 7.2 | 600 | 50 |
| 3.6 |  |  |
| 4.5 | 750 |  |

Note2: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
(2) On the TC9256APG and TC9256AFG, the O4C bit controls switching of the DO2 pin and OT-4 pin.

- When bits R0 to R3 of the input register (D0H) are all set to " 1 " (standby mode)

- When one of bits R0 to R3 of the input register (D0H) is set to "0" (not standby mode)


2. DOHZ Bit $\qquad$ Controls the DO2 pin output state.

3. TEST Bit $\qquad$ Data should normally be set to "0".


Note: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.

Absolute Maximum Ratings ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3 \sim 6.0$ | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | $-0.3 \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| N-ch open-drain OFF withstanding <br> voltage | $\mathrm{V}_{\mathrm{OFF}}$ | 13 | V |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | $300(200)$ | mW |
| Operating temperature | $\mathrm{T}_{\mathrm{opr}}$ | $-40 \sim 85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\mathrm{stg}}$ | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

( ): Flat package
Electrical Characteristics (unless otherwise specified, $\mathbf{T a}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5$ to5.5 V )

| Characteristic | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating power supply voltage | $\mathrm{V}_{\text {DD1 }}$ | - | PLL operation (normaloperation) | 4.5 | 5.0 | 5.5 | V |
| Operating power supply current | IDD1 | - | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \quad \mathrm{XT}=10.8 \mathrm{MHz}, \\ & \mathrm{FM} \mathrm{IN}^{2}=150 \mathrm{MHz} \end{aligned}$ | - | 7 | 15 | mA |

## Standby mode

| Characteristic | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal oscillation frequency supply voltage | $\mathrm{V}_{\text {DD2 }}$ | - | PLL OFF <br> (operating crystal oscillation) | 4.0 | 5.0 | 5.5 | V |
| Operating power supply current | IDD2 | - | $\begin{aligned} & \mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{XT}=10.8 \mathrm{MHz}, \\ & \text { PLL OFF } \end{aligned}$ | - | 0.8 | 1.5 | mA |
| Operating power supply current | IDD3 | - | $\mathrm{V} D \mathrm{FD}=5.0 \mathrm{~V}, \mathrm{XT} \text { stop, }$ <br> PLL OFF | - | 120 | 240 | $\mu \mathrm{A}$ |

Operating frequency range

| Characteristic | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal oscillation frequency | $\mathrm{f}_{\mathrm{XT}}$ | - | Connect crystal resonator to XT- XT pin | 3.6 | $\sim$ | 10.8 | MHz |
| $\mathrm{FM}_{\mathrm{IN}}\left(\mathrm{FM}_{\mathrm{H}}, \mathrm{FM}_{\mathrm{L}}\right)$ | $\mathrm{f}_{\mathrm{FM}}$ | - | $\mathrm{FM}_{\mathrm{H}}, \mathrm{FM}_{\mathrm{L}}$ mode, $\mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 30 | $\sim$ | 130 | MHz |
| FM ${ }_{\text {IN }}\left(\mathrm{FM}_{\mathrm{L}}\right)$ | $\mathrm{f}_{\text {FML }}$ | - | FM ${ }_{\text {L }}$ mode, $\mathrm{V}_{\text {IN }}=0.3 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 30 | $\sim$ | 150 | MHz |
| AMIN (HF) | $\mathrm{f}_{\mathrm{HF}}$ | - | HF mode, $\mathrm{V}_{\mathrm{IN}}=0.2 \mathrm{~V}_{\mathrm{p} \text {-p }}$ | 1 | $\sim$ | 40 | MHz |
| AM $\mathrm{IN}^{\text {(LF) }}$ | $\mathrm{f}_{\mathrm{LF}}$ | - | LF mode, $\mathrm{V}_{\text {IN }}=0.2 \mathrm{~V}_{\mathrm{p} \text { - }}$ | 0.5 | $\sim$ | 20 | MHz |
| $\mathrm{IF}_{\text {IN1 }}, \mathrm{IF}$ IN2 | $\mathrm{f}_{\mathrm{IF}}$ | - | $\mathrm{V}_{\text {IN }}=0.2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 0.1 | $\sim$ | 15 | MHz |
| SCIN | $\mathrm{f}_{\mathrm{SC}}$ | - | $\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, Square wave input | - | $\sim$ | 100 | kHz |

Operating input amplitude range

| Characteristic | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{FM}_{\mathrm{IN}}\left(\mathrm{FM}_{\mathrm{H}}, \mathrm{FM}_{\mathrm{L}}\right)$ | $V_{\text {FM }}$ | - | $\mathrm{FM}_{\mathrm{H}}, \mathrm{FM}_{\mathrm{L}}$ mode, $\mathrm{f}_{\mathrm{IN}}=30$ to 130 MHz | 0.2 | $\sim$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ | $V_{p-p}$ |
| $\mathrm{FM}_{\mathrm{IN}}\left(\mathrm{FM}_{\mathrm{L}}\right)$ | $\mathrm{V}_{\text {FML }}$ | - | $\begin{aligned} & \mathrm{FM}_{\mathrm{L}} \text { mode, } \mathrm{f}_{\mathrm{IN}}=30 \text { to } 150 \\ & \mathrm{MHz} \end{aligned}$ | 0.3 | $\sim$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ | $V_{p-p}$ |
| $\mathrm{AM}_{\mathrm{IN}}(\mathrm{HF})$ | $\mathrm{V}_{\mathrm{HF}}$ | - | HF mode, $\mathrm{f}_{\mathrm{IN}}=1$ to 40 MHz | 0.2 | $\sim$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ | $V_{p-p}$ |
| $\mathrm{AM}_{\mathrm{IN}}$ (LF) | V ${ }_{\text {LF }}$ | - | LF mode, $\mathrm{f}_{\mathrm{IN}}=0.5$ to 20 MHz | 0.2 | $\sim$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ | $V_{p-p}$ |
| $\mathrm{IF}_{\mathrm{IN} 1}$, IFIN2 | $\mathrm{V}_{\text {IF }}$ | - | $\mathrm{f}_{\mathrm{IN}}=0.1$ to 15 MHz | 0.2 | $\sim$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ | $V_{p-p}$ |

OT1 to OT4 N-ch open drain

| Characteristic | Symbol | Test <br> Circuit | Test Condition | Min | Typ | Max | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | "L" level | IOL1 | - | $V_{\text {OL }}=1.0 \mathrm{~V}$ | 5.0 | 10.0 | - | mA |
| OFF-leak current | IOFF | - | $V_{\text {OFF }}=12 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{~A}$ |  |

I/O-5 to I/O-9, $\mathrm{SC}_{\text {IN }}$

| Characteristic |  | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | "H" level | $\mathrm{V}_{\mathrm{IH} 1}$ | - | - | $\begin{gathered} 0.7 \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | $\sim$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | "L" level | $V_{\text {ILI }}$ |  | - | 0 | $\sim$ | $\begin{gathered} 0.3 \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ |  |
| Input current | "H" level | 1 IH | - | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ |
|  | "L" level | IIL |  | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | - | - | -2.0 |  |
| Output current | "H" level | IOH 4 | - | $\mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V}$ (except $\mathrm{SC}_{\text {IN }}$ ) | -2.0 | -4.0 | - | mA |
|  | "L" level | IOL4 |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}\left(\right.$ except $\left.\mathrm{SC}_{\text {IN }}\right)$ | 2.0 | 4.0 | - |  |

## PERIOD, CLOCK, DATA

| Characteristic |  | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | "H" level | $\mathrm{V}_{1 \mathrm{H} 2}$ | - | - | $\begin{gathered} 0.8 \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | $\sim$ | $V_{\text {DD }}$ | V |
|  | "L" level | VIL2 |  | - | 0 | $\sim$ | $\begin{gathered} 0.2 \\ V_{D D} \end{gathered}$ |  |
| Input current | "H" level | $\mathrm{IIH}^{\text {H }}$ | - | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ |
|  | "L" level | IIL |  | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | - | - | -2.0 |  |
| Output current | "H" level | $\mathrm{IOH5}$ |  | $\mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V}$ (DATA) | -1.0 | -3.0 | - | mA |
|  | "L" level | IOL5 |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ (DATA) | 1.0 | 3.0 | - |  |

D01, DO2

| Characteristic |  | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input current | "H" level | $\mathrm{IOH3}$ | - | $\mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V}$ | -2.0 | -4.0 | - | mA |
|  | "L" level | IOL3 |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 2.0 | 4.0 | - |  |
| Tristate lead current |  | $\mathrm{I}_{\mathrm{TL}}$ | - | $\mathrm{V}_{\mathrm{TLH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{TLL}}=0 \mathrm{~V}$ | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |

$\overline{X T}$

| Characteristic |  | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current | "H" level | IOH 2 |  | $\mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V}$ | -0.1 | -0.3 | - | mA |
|  | "L" level | IoL2 |  | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ | 0.1 | 0.3 | - |  |

Input feedback resistance

| Characteristic | Symbol | Test Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input feedback resistance | Rf1 | - | FM ${ }_{\text {IN }}, \mathrm{AM}_{\text {IN }}, \mathrm{IF}$ IN $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ | 350 | 700 | 1400 | $\mathrm{k} \Omega$ |
|  | Rf2 |  | $\mathrm{XT}-\overline{\mathrm{XT}} \quad\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ | 500 | 1000 | 4000 |  |



(Note) EIIILI
Operating Gaurantee Range
( $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V . $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ )

- Standard Characteristics ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )

(Note) $\quad$ FM


(Note) UllIII Operating Guarantee Range
( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ )
- Standard Characteristics (VD $=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ )


## Application Circuit

(Sample circuit containing TC9257APG and TC9257AFG)


## Package Dimensions

P-DIP16-300-2.54A



Weight: 1.0 g (typ.)
(Note): Palladium plate

## Package Dimensions

P-DIP20-300-2.54A
Unit : mm


Weight: 1.24 g (typ.)
(Note): Palladium plate

## Package Dimensions

P-SOP16-300-1.27A


Unit : mm


Weight: 0.16 g (typ.)
(Note): Palladium plate

## Package Dimensions




Weight: 0.48 g (typ.)
(Note): Palladium plate

## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

About solderability, following conditions were confirmed

- Solderability
(1) Use of $\mathrm{Sn}-37 \mathrm{~Pb}$ solder Bath
- solder bath temperature $=230^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
(2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder Bath
- solder bath temperature $=245^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux

