## General Description

The MAX3540 complete single-conversion television tuner is designed for use in analog/digital terrestrial applications and digital set-top boxes. This television tuner draws only 760 mW of power from a +3.3 V supply voltage.
The MAX3540 is designed to convert NTSC or ATSC signals in the 54 MHz to 860 MHz band to a 44 MHz intermediate frequency (IF).
The MAX3540 includes a variable-gain low-noise amplifier (LNA), multiband tracking filters, a harmonic-rejection mixer, a low-noise IF amplifier, an IF power detector, and a variable-gain IF amplifier. The MAX3540 also includes fully monolithic VCOs and tank circuits as well as a complete frequency synthesizer. This highly integrated design allows for low-power tuner-on-board applications without the cost and power-dissipation issues of dual-conversion tuner solutions.

The MAX3540 is specified for operation in the $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range and is available in a leadless 48-pin flip-chip (fcLGA) package.

## Applications

Televisions
Analog/Digital Terrestrial Receivers
Digital Set-Top Boxes
Cable Modems
VOIP Gateways

Features

- Low Power Consumption: 760mW (typ) from a +3.3V Supply Voltage
- Integrated Tracking Filters
- ATSC A/74 Compliant
- 40dB Adjacent Channel Protection Ratio (ACPR)
- 4.4dB (typ) Low Noise Figure
- Small, 7mm x 7mm, fcLGA Leadless Package
- 256-QAM-Compatible Phase-Noise Performance
- IF Overload Detector Controls RF Variable-Gain Amplifier
- 2-Wire I²C-Compatible Serial Control Interface

Ordering Information

| PART | TEMP <br> RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :---: | :---: | :--- | :---: |
| MAX3540ULM\#G42 | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 fcLGA-EP* | L4877A-E |

*EP = Exposed paddle.

Pin Configuration


## Complete Single-Conversion Television Tuner

## ABSOLUTE MAXIMUM RATINGS

VCc to GND............................................................-0.3V, +3.6 V<br>RFIN, IFIN_, IFOUT1_, IFOUT2_, IFAGC, RFAGC,<br>VTUNE, LDO, MUX, CP, XTAL to GND ..-0.3V to (VCC +0.3 V )<br>SDA, SCL, ADDR2, ADDR1 to GND......................-0.3V to +3.6 V<br><br>RF Input Power<br>$+10 \mathrm{dBm}$

| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: |
| 48 -Pin fcLGA (derate $25 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ}$ |  |
| Operating Temperature Range........................... $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Junction Temperature |  |
| Storage Temperature Range ..........................-65 ${ }^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) | $-240^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

## DC ELECTRICAL CHARACTERISTICS

(MAX3540 Evaluation Kit, $\mathrm{V}_{\mathrm{CC}}=+3.1 \mathrm{~V}$ to +3.5 V , no RF signals at RF inputs, default register settings, $\mathrm{V}_{\mathrm{RFAGC}}=\mathrm{V}_{\text {IFAGC }}=+3 \mathrm{~V}$ (minimum attenuation), $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{C}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE AND CURRENT |  |  |  |  |  |
| Supply Voltage |  | +3.1 |  | +3.5 | V |
| Supply Current | Receive mode |  | 240 | 275 | mA |
|  | Shutdown mode |  | 5 |  |  |
| RF and IF AGC Input Bias Current | At +0.5 V and +3 V | -50 |  | +50 | $\mu \mathrm{A}$ |
| RF and IF AGC Control Voltage (Note 1) | Minimum attenuation | +3 |  |  | V |
|  | Maximum attenuation |  |  | +0.5 |  |
| Digital Input Logic-Level Low |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{C C} \end{aligned}$ | V |
| Digital Input Logic-Level High |  | $\begin{aligned} & 0.7 x \\ & V_{C C} \end{aligned}$ |  |  | V |
| SERIAL INTERFACE |  |  |  |  |  |
| Input Logic-Level Low |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{C C} \end{aligned}$ | V |
| Input Logic-Level High |  | $\begin{aligned} & 0.7 x \\ & V_{C C} \end{aligned}$ |  |  | V |
| Input Hysteresis |  |  | $0.05 x$ |  | V |
| SDA, SCL Input Current |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Output Logic-Level Low | 3mA sink current |  |  | 0.4 | V |
| Output Logic-Level High |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.5 \end{gathered}$ |  |  | V |

## Complete Single-Conversion Television Tuner

## AC ELECTRICAL CHARACTERISTICS

(MAX3540 Evaluation Kit, $\mathrm{VCC}=+3.1 \mathrm{~V}$ to $+3.5 \mathrm{~V}, 75 \Omega$ system impedance, default register settings, V RFAGC $=\mathrm{V}$ IFAGC $=+3 \mathrm{~V}$ (minimum attenuation), $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF INPUT TO IFOUT1_ OUTPUT |  |  |  |  |  |  |
| Operating Frequency Range (See Table 7) | VHF_IN, LPF enabled, INPT = 00 |  | 54 |  | 100 |  |
|  | VHF_IN, LPF disabled, INPT = 01 |  | 100 |  | 300 | MHz |
|  | UHF_IN, INPT = 10 |  | 300 |  | 860 |  |
| Output Frequency | Analog channel PIX carrier |  |  | 45.75 |  |  |
|  | Digital channel center frequency |  |  | 44 |  |  |
| Voltage Gain | Source impedance = $75 \Omega$, load impedance $=$ $200 \Omega$ | Maximum gain, V RFAGC $=3 \mathrm{~V}$, <br> 54 MHz to 860 MHz |  | 34 |  |  |
|  |  | Maximum gain, V RFAGC $=3 \mathrm{~V}$, broadcast channels | 28.0 | 34 | 45.5 | dB |
|  |  | Minimum gain, VRFAGC $=0.5 \mathrm{~V}$ |  | -11 |  |  |
| Operating Frequency Range | Gain specification met across these frequency bands | VHF_IN | 54 |  | 300 | MHz |
|  |  | UHF_IN | 300 |  | 860 |  |
| Input Return Loss | Worst case, selected channel |  |  | 8 |  | dB |
| Noise Figure | Maximum gain, VRFVGC $=3 \mathrm{~V}$ ( Note 1) |  |  | 4.4 |  | dB |
| Input IP2 <br> (In-Band and Out-of-Band Tones) | Maximum gain, $\mathrm{V}_{\text {RFVGC }}=3 \mathrm{~V}$ |  |  | 15 |  |  |
|  | At 12.5 dB of gain |  |  | 29 |  | dB |
| Input IP3 <br> (In-Band and Out-of-Band Tones) | Maximum gain, $\mathrm{V}_{\text {RFVGC }}=3 \mathrm{~V}$ |  |  | -13 |  |  |
|  | At 12.5 dB of gain |  | 5 | 11 |  | dB |
| Input P1dB | Maximum gain, $\mathrm{V}_{\mathrm{RFVGG}}=3 \mathrm{~V}$ |  |  | -24.5 |  |  |
|  | At 12.5 dB of gain, CW tone at $\mathrm{f} \mathrm{C}-36 \mathrm{MHz}$, tested at Ch 69 in UHF band |  |  | -3 |  | dBm |
| Beats Within Output | OdBmV PIX carrier level (Note 1) |  |  | -60 |  | dBc |
| Beats, Converted to Output | VHF_IN from 150MHz to 960MHz |  |  | -60 |  |  |
|  | VHF_IN from 960MHz to 1400MHz |  |  | -40 |  | dBc |
|  | UHF_IN from 600MHz to 1400MHz |  |  | -40 |  |  |
| Gain Flatness | 54 MHz to 60 MHz |  |  |  | 1.5 | dBP-p |
| Isolation | 5 MHz to 50 MHz , RF input to IF output, relative to desired channel |  |  | 60 |  | dBc |
| Port-to-Port Isolation | Isolation between RF input ports at 215 MHz |  |  | 30 |  | dB |
| Image Rejection | Measured at 91.5 MHz above desired channel's center frequency | 54 MHz to 860 MHz |  | 70 |  |  |
|  |  | Broadcast channels, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 66 |  |  | dBc |
| Spurious Leakage at RF Input | 5 MHz to 65 MHz |  |  | -40 |  | dBmV |
|  | 65 MHz to 878 MHz |  |  | -40 |  |  |
| Phase Noise (Single-Sideband) | 10 kHz offset |  |  | -85 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | 100 kHz offset, 1.5 kHz loop bandwidth |  |  | -105 |  |  |
|  | 1 MHz offset, 1.5 kHz loop bandwidth |  |  | -125 |  |  |
| Output Return Loss | Balanced 50 ${ }^{\text {l }}$ load |  |  | 9 |  | dB |

## Complete Single-Conversion Television Tuner

## AC ELECTRICAL CHARACTERISTICS (continued)

(MAX3540 Evaluation Kit, $\mathrm{VCC}^{2}=+3.1 \mathrm{~V}$ to $+3.5 \mathrm{~V}, 75 \Omega$ system impedance, default register settings, $\mathrm{V}_{\text {RFAGC }}=\mathrm{V}_{\text {IFAGC }}=+3 \mathrm{~V}$ (minimum attenuation), $T_{A}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF VARIABLE-GAIN AMPLIFIER |  |  |  |  |  |  |
| Input Impedance | Balanced |  |  | 2000 |  | $\Omega$ |
| Output Impedance | Balanced (Note 1) |  |  |  | 300 | $\Omega$ |
| Passband Voltage Gain | $\begin{aligned} & \text { Source load }=300 \Omega, \\ & \text { output load }=300 \Omega \end{aligned}$ | Maximum gain setting, $\mathrm{V}_{\text {IFAGC }}=3 \mathrm{~V}$ | 54 | 56 | 65 | dB |
|  |  | Minimum gain setting, $\mathrm{V}_{\text {IFAGC }}=0.5 \mathrm{~V}$ |  |  | 21 |  |
| Passband Gain Flatness | 40 MHz to 48MHz (Note 1) |  |  |  | 1.2 | dB |
| Output Voltage | VIFAGC $=3 \mathrm{~V}$ ( Note 1) |  |  |  | 2 | $\mathrm{V}_{\text {P-P }}$ |
| AGC Gain Slope | $\mathrm{V}_{\text {IFAGC }}=3 \mathrm{~V}$ to 0.5V (Note 1) |  |  |  | 30 | dB/V |
| Equivalent Input Voltage Noise Density | At 44 MHz , maximum gain, $\mathrm{V}_{\text {IFAGC }}=3 \mathrm{~V}$ ( ( ote 1) |  |  |  | 7.3 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Noise Figure Change vs. Attenuation |  |  | $<0.35$ |  |  | dB/dB |
| IM3 | VOUT $=1.5 \mathrm{~V}_{\text {P-P, }} 40 \mathrm{~dB}$ < gain < 60dB (Note 1) |  | -54 |  |  | dBc |
| IF OVERLOAD DETECTOR (see the IF Overload Detector section) |  |  |  |  |  |  |
| Output Overload Attack Point |  |  |  | 0.7 |  | $\mathrm{V}_{\text {P-P }}$ |
| Attack-Point Accuracy |  |  |  | $\pm 1$ |  | dB |
| Detector Output Voltage Range | Negative polarity, ov (open collector, 0.3m | d reduces $V_{D E T}$ <br> k) | 0.5 |  | 3.0 | V |
| Detector Gain |  |  |  | 70 |  | V/V |
| FREQUENCY SYNTHESIZER |  |  |  |  |  |  |
| REFERENCE OSCILLATOR |  |  |  |  |  |  |
| Frequency |  |  |  | 4 |  | MHz |
| DIVIDERS |  |  |  |  |  |  |
| RF N-Divider Ratio |  |  | 256 |  | 32,767 |  |
| RF R-Divider Ratio |  |  | 8 |  | 127 |  |
| LO PHASE DETECTOR AND CHARGE PUMP |  |  |  |  |  |  |
| Comparison Frequency |  |  | 31.50 |  | 250.00 | kHz |
| Charge-Pump Current | $C P=00$ |  |  | 0.5 |  | mA |
|  | $\mathrm{CP}=01$ |  |  | 1 |  |  |
|  | CP $=10$ |  |  | 1.5 |  |  |
|  | $C P=11$ |  |  | 2 |  |  |
| Charge-Pump Three-State Current |  |  |  | $\pm 5$ |  | nA |
| Charge-Pump Current Matching |  |  |  | 5 |  | \% |
| LOCAL OSCILLATOR (OSCILLATOR WITH NARROW BAND LOOP) |  |  |  |  |  |  |
| VCO Tuning Range | Tank frequency |  | 2160 |  | 4400 | MHz |
| VCO Tuning Gain | Tank oscillator gain |  |  |  | 500 | MHz/V |
| 2-WIRE SERIAL INTERFACE |  |  |  |  |  |  |
| Clock Frequency |  |  |  |  | 400 | kHz |

Note 1: Guaranteed by design and characterization.

## Complete Single-Conversion Television Tuner

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SCL | 2-Wire Serial-Clock Interface. Requires a pullup resistor to VCC. |
| 2 | SDA | 2-Wire Serial-Data Interface. Requires a pullup resistor to VCC. |
| $\begin{gathered} 3,10,23, \\ 28,32,33, \\ 37,41,44 \end{gathered}$ | VCC | Power-Supply Connections. Bypass each supply pin to ground with a 1000pF capacitor. |
| 4 | UHF_IN | UHF RF Input. Matched to $75 \Omega$ over the operating band. Requires a DC-blocking capacitor. |
| 5 | VHF_IN | VHF RF Input. Matched to $75 \Omega$ over the operating band. Requires a DC-blocking capacitor. |
| 6 | RFGND2 | RF Ground. Bypass to the PCB's ground plane with a 1000pF capacitor. Do not connect RFGND2 and RFGND3 together. |
| 7 | LEXT | RF VGA Supply Voltage. Connect through a 270nH pullup inductor to VCC. |
| 8 | RFGND3 | RF Ground. Bypass to the PCB's ground plane with a 1000pF capacitor. Do not connect RFGND2 and RFGND3 together. |
| 9 | RFAGC | RF AGC Gain-Control Voltage. Accepts a DC voltage from 0.5 V (minimum gain) to 3V (maximum gain). |
| $\begin{aligned} & 11-22, \\ & 27,31 \end{aligned}$ | GND | Ground. Connect to the PCB's ground plane. |
| 24 | IFOUT2- | Inverting IF-VGA Output. Connect to the input of an anti-aliasing filter. Requires a DC-blocking capacitor. |
| 25 | IFOUT2+ | Noninverting IF-VGA Output. Connect to the input of an anti-aliasing filter. Requires a DC-blocking capacitor. |
| 26 | IFAGC | IF AGC Gain-Control Voltage. Accepts a DC voltage from 0.5 V (minimum gain) to 3V (maximum gain). |
| 29 | IFIN- | Inverting IF-VGA Input. Connect to the output of an IF-SAW filter. |
| 30 | IFIN+ | Noninverting IF-VGA Input. Connect to the output of an IF-SAW filter. |
| 34 | IFOVLD | IF Power Detector Open-Collector Output. Requires a $10 \mathrm{k} \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{C}}$. |
| 35 | IFOUT1+ | Noninverting IF-LNA Output. Requires a DC-blocking capacitor. |
| 36 | IFOUT1- | Inverting IF-LNA Output. Requires a DC-blocking capacitor. |
| 38 | LDO | VCO LDO Bypass. Bypass to ground with a $0.47 \mu \mathrm{~F}$ capacitor. |
| 39 | GND_TUNE | VTUNE Ground Connection. Connect to the PCB ground plane. All loop filter component GND must be connected to this pin (see the Typical Application Circuit). |
| 40 | VTUNE | VCO Tuning Input. Connect to the PLL loop filter output. |
| 42 | MUX | Test Output. Leave this pin unconnected during normal operation. |
| 43 | CP | Charge-Pump Output. Connect to the PLL loop filter input. |
| 45 | XTALN | Crystal Oscillator Feedback. See the Typical Application Circuit. |
| 46 | XTALP | Crystal Input. Requires a DC-blocking capacitor. |
| 47 | ADDR1 | 2-Wire Serial-Interface Address Line 1. This pin along with ADDR2 sets the device address for the $1^{2} \mathrm{C}$-compatible serial interface. |
| 48 | ADDR2 | 2-Wire Serial-Interface Address Line 2. This pin along with ADDR1 sets the device address for the ${ }^{2} \mathrm{C}$-compatible serial interface. |
| EP | EP | Exposed Paddle. Solder evenly to the PCB ground plane for proper operation. |

## Complete Single-Conversion Television Tuner

## Detailed Description

Register Descriptions
The MAX3540 includes 11 programmable registers and two read-only registers. The 11 programmable registers include two N -divider registers, an R-divider register, a VCO register, an RSSI/charge-pump/filter-select register, a control register, a shutdown register, and tracking-
filter control registers. These 11 programmable registers are also readable. The read-only registers include a status register and a ROM table data register.
Recommended default bit settings are provided for user convenience only and are not guaranteed. The user must write all registers after power-up and no earlier than $100 \mu \mathrm{~s}$ after power-up.

## Table 1. Register Configuration

| REGISTER <br> NAME | READ/ WRITE | REGISTER ADDRESS | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DATA BYTE |  |  |  |  |  |  |  |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| N-DIV High | Both | 0x00 | 0 | N14 | N13 | N12 | N11 | N10 | N9 | N8 |
| N-DIV Low | Both | 0x01 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
| R-DIV | Both | 0x02 | 0 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| VCO | Both | 0x03 | VCO4 | VCO3 | VCO2 | VCO1 | VCOO | LD | VDIV1 | VDIV0 |
| IFOVLD, <br> Charge Pump, and Filter Select | Both | 0x04 | 0 | IFOVLD2 | IFOVLD1 | IFOVLD0 | CP1 | CPO | TF1 | TF0 |
| Control | Both | 0x05 | 0 | 0 | 0 | 0 | SHDN_RF | SHDN_IFAGC | INPT1 | INPTO |
| Shutdown | Both | 0x06 | SHDN_MIX1 | SHDN_MIXO | SHDN_IF | SHDN_PD | SHDN_SYN | 0 | 0 | 0 |
| Tracking Filter Series Cap | Both | 0x07 | TFS7 | TFS6 | TFS5 | TFS4 | TFS3 | TFS2 | TFS1 | TFSO |
|  | Both | 0x08 | FLD | 0 | TFP5 | TFP4 | TFP3 | TFP2 | TFP1 | TFPO |
| Tracking <br> Filter ROM <br> Address | Both | 0x09 | 0 | 0 | 0 | 0 | TFA3 | TFA2 | TFA1 | TFAO |
| Reserved | Both | 0x0A | X | X | X | X | X | X | X | X |
| ROM Table Data Readback | Read | 0x0B | TFR7 | TFR6 | TFR5 | TFR4 | TFR3 | TFR2 | TFR1 | TFRO |
| Status | Read | 0x0C | POR | LD2 | LD1 | LD0 | X | X | X | X |

Table 2. N-DIV High Register (Address: 0000b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| RESERVED | 7 | 0 | Must be set to 0. |
| N[14:8] | $6-0$ | 0010010 | Sets the most significant bits of the PLL integer divider (N). Default <br> integer divider value is $N=4688 . N$ can range from 256 to $32,767$. |

## Complete Single-Conversion Television Tuner

Table 3. N-DIV Low Register (Address: 0001b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| $N[7: 0]$ | $7-0$ | 01010000 | Sets the least significant bits of the PLL integer divider (N). Default <br> integer divider value is $N=4688 . \mathrm{N}$ can range from 256 to $32,767$. |

Table 4. R-DIV Register (Address: 0010b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| RESERVED | 7 | 0 | Must be set to 0. |
| $R[6: 0]$ | $6-0$ | 1000000 | Sets the PLL reference divider (R). Default reference divider value <br> is $R=64 . R$ can range from 16 to 127. |

Table 5. VCO Register (Address: 0011b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{VCO}[4: 3]$ | 7,6 | 01 | VCO select. Selects one of three possible VCOs. <br> $00=$ VCOs shut down <br> 01 = selects VCO1 <br> $10=$ selects VCO2 <br> 11 = selects VCO3 |
| VCO [2:0] | 5, 4, 3 | 101 | VCO sub-band select. Selects one of eight possible VCO sub-bands. <br> 000 = selects SBO <br> 001 = selects SB1 <br> 010 = selects SB2 <br> 011 = selects SB3 <br> 100 = selects SB4 <br> 101 = selects SB5 <br> 110 = selects SB6 <br> 111 = selects SB7 |
| LD | 2 | 1 | Lock-detect enable. <br> 0 = disabled <br> 1 = enabled |
| VDIV[1:0] | 1, 0 | 01 | VCO divider ratio select. $00=$ sets VCO divider to 4 $01=$ sets VCO divider to 8 $10=$ sets VCO divider to 16 11 = sets VCO divider to 32 |

## Complete Single-Conversion Television Tuner

Table 6. RSSI, Charge Pump, and Filter Select Register (Address: 0100b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| RESERVED | 7 | 0 | Must be set to 0. |
| IFOVLD[2:0] | $6,5,4$ | 000 | Write content of ROM register OD[2:0] to this location. |
| CP[1:0] | 3,2 | Selects the typical charge-pump current. <br> $00=0.5 \mathrm{~mA}$ <br> $01=1 \mathrm{~mA}$ <br> $10=1.5 \mathrm{~mA}$ <br> $11=2 \mathrm{~mA}$ |  |
| TF[1:0] | 1,0 | 00 | Selects the tracking filter band of operation. <br> $00=$ VHF low <br> $01=$ VHF high <br> $10=$ UHF <br> $11=$ factory use only |

Table 7. Control Register (Address: 0101b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| RESERVED | $7-4$ | 0000 | Must be set to 0000. |
| SHDN_RF | 3 | 0 | RF shutdown. <br> $0=$ RF circuitry enabled <br> $1=$ RF circuitry disabled |
| SHDN_IFV <br> GA | 2 | 1 | IF VGA shutdown. <br> $0=$ IF VGA enabled <br> $1=$ IF VGA disabled |
| INPT[1:0] | 1,0 | Selects the RF input. <br> $00=$ selects VHF_IN with LPF <br> $01=$ selects VHF_IN, no LPF <br> $10=$ selects UHF_IN <br> $11=$ factory use only |  |

## Complete Single-Conversion Television Tuner

Table 8. Shutdown Register (Address: 0110b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :--- | :---: | :---: | :--- |
| SHDN_MIX | 7,6 | 0 | Mixer shutdown. <br> $00=$ mixer enabled <br> $01,10=$ factory use only <br> $11=$ mixer disabled |
| SHDN_IF | 5 | 0 | IF shutdown. <br> $0=$ IF section enabled <br> $1=$ IF section disabled |
| SHDN_PD | 4 | 0 | IF OVLD shutdown. <br> $0=$ power detector enabled <br> $1=$ power detector disabled |
| SHDN_SYN | 3 | 0 | Frequency synthesizer shutdown. <br> $0=$ synthesizer enabled <br> $1=$ synthesizer disabled |
| RESERVED | $2,1,0$ | 000 | Must be set to 000. |

Table 9. Tracking-Filter Series Cap Register (Address: 0111b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| TFS[7:0] | $7-0$ | $00000000^{\star}$ | Programs series capacitor values in the tracking filter. |

Table 10. Tracking-Filter Parallel Cap Register (Address: 1000b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| FLD | 7 | 0 | Filter load bit. A 0 to 1 transition of this bit forces the loading of the <br> ROM table data readback register. |
| Reserved | 6 | 0 | Must be set to 0. |
| TFP[5:0] | $5-0$ | $000000^{*}$ | Programs parallel capacitor values in the tracking filter. |

Table 11. Tracking-Filter ROM Address Register (Address: 1001b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| Reserved | $7-4$ | 0000 | Must be set to 0000. |
| TFA[3:0] | $3-0$ | $0000^{\star}$ | Address bits of the ROM register to be read. |

*See the RF Tracking Filter section.
Table 12. Reserved Register (Address: 1010b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| Reserved | $7-0$ | N/A | Reserved. Do not program these bits during normal operation. |

## Complete Single-Conversion Television Tuner

## Table 13. ROM Table Data Readback Register (Address: 1011b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :--- | :---: | :---: | :---: |
| TFR[7:0] | $7-0$ | $00000000^{*}$ | Tracking-filter data bits read from the device's ROM table. |

*See the RF Tracking Filter section.
Table 14. Status Register (Address: 1100b)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| POR | 7 | 0 | Power-on reset. <br> $0=$ status register has been read <br> $1=$ power reset since last status register read |
| LD[2:0] | $6,5,4$ | 000 | VCO tuning voltage indicators. <br> $000=$ PLL not in lock, tune to the next lowest sub-band <br> $001-110=$ PLL in lock <br> $111=$ PLL not in lock, tune to the next higher sub-band |
| Reserved | $3-0$ | 0000 | Reserved. |

## 2-Wire Serial Interface

The MAX3540 uses a 2 -wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial interface consisting of a serial-data line (SDA) and a serialclock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX3540 and the master at clock frequencies up to 400 kHz . The master initiates a data transfer on the bus and generates the SCL signal to permit data transfer. The MAX3540 behaves as a slave device that transfers and receives data to and from the master. Pull SDA and SCL high with external pullup resistors ( $1 \mathrm{k} \Omega$ or greater) for proper bus operation.
One bit is transferred during each SCL clock cycle. A minimum of nine clock cycles is required to transfer a byte in or out of the MAX3540 ( 8 data bits and an ACK/NACK). The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the START and STOP Conditions section). Both SDA and SCL remain high when the bus is not busy.

## START and STOP Conditions

The master initiates a transmission with a START condition (S), which is a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP condition (P), which is a low-to-high transition on SDA while SCL is high.

## Acknowledge and Not-Acknowledge Conditions

Data transfers are framed with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX3540 (slave) generate acknowledge bits. To generate an acknowledge, the receiving device

Table 15. MAX3540 Address Configurations

| ADDR2 | ADDR1 | WRITE ADDRESS | READ ADDRESS |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $0 \times \mathrm{C} 0$ | $0 \times \mathrm{C} 1$ |
| 0 | 1 | $0 \times \mathrm{C} 2$ | $0 \times \mathrm{C} 3$ |
| 1 | 0 | $0 \times \mathrm{C} 4$ | $0 \times \mathrm{C} 5$ |
| 1 | 1 | $0 \times \mathrm{C} 6$ | $0 \times \mathrm{C} 7$ |

must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse.
To generate a not-acknowledge condition, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves SDA high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master must reattempt communication at a later time.

## Slave Address

The MAX3540 has a 7 -bit slave address that must be sent to the device following a START condition to initiate communication. The slave address is determined by the state of the ADDR2 and ADDR1 pins and is equal to $11000[A D D R 2][A D D R 1]$. The 8th bit $(R \bar{W})$ following the 7 -bit address determines whether a read or write operation will occur. Table 15 shows the possible address configurations.

## Complete Single-Conversion Television Tuner

The MAX3540 continuously awaits a START condition followed by its slave address. When the device recognizes its slave address, it acknowledges by pulling the SDA line low for one clock period. It is ready to accept or send data depending on the $\mathrm{R} / \overline{\mathrm{W}}$ bit (Figure 1).

## Write Cycle

When addressed with a write command, the MAX3540 allows the master to write to a single register or to multiple successive registers.
A write cycle begins with the bus master issuing a START condition followed by the 7 slave address bits and a write bit $(R / \bar{W}=0)$. The MAX3540 issues an ACK if the slave address byte is successfully received. The bus master must then send to the slave the address of the first register it wishes to write to. If the slave acknowledges the address, the master can then write one byte to the register at the specified address. Data is written beginning with the most significant bit. The MAX3540 again issues an ACK if the data is successfully written to the register. The master can continue to write data to the successive internal registers with the MAX3540 acknowledging each successful transfer, or it can terminate transmission by issuing a STOP condition. The write cycle does not terminate until the master issues a STOP condition.

Figure 2 illustrates an example in which registers 0 through 2 are written with $0 \times 0 \mathrm{E}, 0 \times \mathrm{D} 8$, and $0 \times \mathrm{E} 1$, respectively.

Read Cycle
A read cycle begins with the bus master issuing a START condition followed by the seven slave address bits and a write bit $(R / \bar{W}=0)$. The MAX3540 issues an ACK if the slave address byte is successfully received. The master then sends the 8-bit address of the first register that it wishes to read. The MAX3540 then issues another ACK. Next, the master must issue a START condition followed by the 7 slave address bits and a read bit ( $R / \bar{W}=1$ ). The MAX3540 issues an ACK if it successfully recognizes its address and begins sending data from the specified register address starting with the most significant bit (MSB). Data is clocked out of the MAX3540 on the rising edge of SCL. On the 9th rising edge of SCL, the master can issue an ACK and continue reading successive registers or it can issue a NACK followed by a STOP condition to terminate transmission. The read cycle does not terminate until the master issues a STOP condition. Figure 3 illustrates an example in which registers 0 and 1 are read back.


NOTE: TIMING PARAMETERS CONFORM WITH I²C BUS SPECIFICATIONS.
Figure 1. MAX3540 Slave Address Byte

| START | WRITE DEVICE ADDRESS | $R / \bar{W}$ | ACK | WRITE REGISTER ADDRESS | ACK | WRITE DATA TO REGISTER 0x00 | ACK | WRITE DATA TO <br> REGISTER $0 \times 01$ | ACK | WRITE DATA TO REGISTER 0x02 | ACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 11000[ADDR2][ADDR1] | 0 | - | 0x00 | - | 0x0E | - | 0xD8 | - | 0xE1 | - |  |

Figure 2. Example: Write registers 0 through 2 with $0 x 0 E, 0 x D 8$, and $0 x E 1$, respectively.

| START | WRITE DEVICE ADDRESS | R/W | ACK | WRITE 1st REGISTER ADDRESS | ACK | START | WRITE DEVICE ADDRESS | R/W | ACK | READ DATA REG 0 | ACK | READ DATA REG 1 | NACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 110000[ADDR2][ADDR1] | 0 | - | 0x00 | - |  | 110000[ADDR2][ADDR1] | 1 | - | D7-D0 | - | D7-D0 | - |  |

Figure 3. Example: Read data from registers 0 through 1.

# Complete Single-Conversion Television Tuner 

## Applications Information

## RF Inputs

The MAX3540 features separate UHF and VHF inputs that are matched to $75 \Omega$. Both inputs require a DC-blocking capacitor. The input registers select the active inputs. In addition, the input registers enable or disable the lowpass filter, which can be used when the VHF input is selected. For 54 MHz to 100 MHz , select the VHF_IN with the LPF filter enabled (INPT = 00). For 100 MHz to 300 MHz , select VHF_IN with LPF disabled (INPT $=01$ ). For 300 MHz to 860 MHz , select UHF_IN (INPT = 10).

## RF Gain Control

The gain of the RF low-noise amplifier can be adjusted over a typical 45 dB range by the RFAGC pin. The RFAGC input accepts a DC voltage from 0.5 V to 3 V , with $3 V$ providing maximum gain. This pin can be controlled with the IF power-detector output to form a closed RF gain-control loop. See the Closed-Loop RF Gain Control section for more information.

## RF Tracking Filter

 The MAX3540 includes a programmable tracking filter for each band of operation to optimize rejection of out-ofband interference while minimizing insertion loss for the desired received signal. VHF low, VHF high, or UHF tracking filter is selected by the TF register. The center fre-quency of each tracking filter is selected by a switchedcapacitor array, which is programmed by the TFS[7:0] bits in the Tracking-Filter Series Cap register and the TFP[5:0] bits in the Tracking-Filter Parallel Cap register.
To accommodate part-to-part variations each part is fac-tory-calibrated by Maxim. During calibration the y-intercept and slope for the series and parallel tracking capacitor arrays is calculated and written into an internal ROM table. The user must read the ROM table upon power-up and store the data in local memory (8 bytes total) to calculate the optimal TFS[7:0] and TFP[5:0] settings for each channel. Table 16 shows the address and bits for each ROM table entry. See the Interpolating Tracking Filter Coefficients section for more information on how to calculate the required values.

## Reading the ROM Table

Each ROM table entry must be read using a two-step process. First, the address of the ROM bits to be read must be programmed into the TFA[3:0] bits in the Tracking Filter ROM Address register (Table 11).
Once the address has been programmed, the data stored in that address is transferred to the TFR[7:0] bits in the ROM Table Data Readback register (Table 13). The ROM data at the specified address can then be read from the TFR[7:0] bits and stored in the microprocessor's local memory.

Table 16. ROM Table

| DESCRIPTION | ADDRESS | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DATA BYTE |  |  |  |  |  |  |  |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| IFOVLD | $0 \times 0$ | OD2 | OD1 | OD0 | X | X | X | X | X |
| VHF Low Series/ Parallel Y-Intercept | 0x1 | LSO[5] | LSO[4] | LSO[3] | LSO[2] | LSO[1] | LSO[0] | LS1[3] | LS1[2] |
| VHF High Series/ Parallel Y-Intercept | 0x2 | LS1[1] | LS1[0] | LPO[5] | LPO[4] | LPO[3] | LPO[2] | LPO[1] | LPO[0] |
| UHF Series/ Parallel Y-Intercept | 0x3 | LP1[3] | LP1[2] | LP1[1] | LP1[0] | HSO[3] | HSO[2] | HSO[1] | HSO[0] |
| VHF Low Series Slope | 0x4 | HS1[3] | HS1[2] | HS1[1] | HS1[0] | HP0[3] | HPO[2] | HPO[1] | HPO[0] |
| VHF High Parallel Slope | 0x5 | HP1[3] | HP1[2] | HP1[1] | HP1[0] | USO[7] | USO[6] | USO[5] | USO[4] |
| VHF Low Parallel Slope | 0x6 | USO[3] | USO[2] | USO[1] | USO[0] | US1[5] | US1[4] | US1[3] | US1[2] |
| VHF High Parallel Slope | 0x7 | US1[1] | US1[0] | UPO[7] | UPO[6] | UPO[5] | UPO[4] | UPO[3] | UPO[2] |
| UHF Parallel Slope | 0x8 | UPO[1] | UPO[0] | UP1[5] | UP1[4] | UP1[3] | UP1[2] | UP1[1] | UP1[0] |

## Complete Single-Conversion Television Tuner

## Interpolating Tracking Filter Coefficients

The TFS[7:0] and TFP[5:0] bits must be reprogrammed for each channel frequency to optimize performance. The optimal settings for each channel can be calculated from the ROM table data using the equations below.
VHF LO filter:

$$
\begin{aligned}
& \text { TFS }=10\left[\left(2.4+\frac{\mathrm{LSO}}{64} \times 0.6\right)+\left(-8.5+\frac{\mathrm{LS} 1}{16} \times 2\right) \times \mathrm{f}_{\mathrm{RF}} \times 10^{-3}\right] \\
& \text { TFP }=\text { INT }\left[10^{\left[\left(1.6+\frac{\mathrm{LP} 0}{64} \times 0.4\right)+\left(-6+\frac{\mathrm{LP} 1}{16} \times 2\right) \times \mathrm{f}_{\mathrm{RF}} \times 10^{-3}\right]}\right]
\end{aligned}
$$

VHF High filter:

$$
\begin{aligned}
& \text { TFS }=\operatorname{INT}\left[10^{\left[\left(2.8+\frac{\mathrm{HSO}}{16} \times 0.8\right)+\left(-4.2+\frac{\mathrm{HS} 1}{16} \times 0.8\right) \times \mathrm{f}_{\mathrm{RF}} \times 10^{-3}\right]}\right]-20 \\
& \mathrm{TFP}=\operatorname{INT}\left[10^{\left[\left(1.6+\frac{\mathrm{HPO}}{16} \times 0.8\right)+\left(-1.5+\frac{\mathrm{HP} 1}{16} \times 0.6\right) \times \mathrm{f}_{\mathrm{RF}} \times 10^{-3}\right]}\right]-10
\end{aligned}
$$

UHF filter:

$$
\begin{aligned}
& \text { TFS }=\operatorname{INT}\left[10^{\left[\left(3+\frac{U S O}{256}\right)+\left(-2.6+\frac{U S 1}{64} \times 0.8\right) \times f_{R F} \times 10^{-3}\right]}\right]-20 \\
& \text { TFP }=\text { INT }\left[10^{\left[\left(1.6+\frac{U P O}{256} \times 0.8\right)+\left(-1.4+\frac{U P 1}{64} \times 0.8\right) \times f_{R F} \times 10^{-3}\right]}\right]-10
\end{aligned}
$$

Where:

$$
\text { fRF = operating frequency in } \mathrm{MHz}
$$

TFS = decimal value of the optimal TFS[7:0] setting (Table 9) for the given operating frequency
TFP = decimal value of the optimal TFP[5:0] setting (Table 10) for the given operating frequency
LS0, LS1, LPO, LP1, HS0, HS1, HPO, HP1, US0, US1, UPO, and UP1 = the decimal values of the ROM table coefficients (Table 16).

IF Overload Detector
The MAX3541 includes a broadband IF overload detector, which provides an indication of the total power present at the RF input. The overload-detector output voltage is compared to a reference voltage and the difference is amplified. This error signal drives an opencollector transistor whose collector is connected to the IFOVLD pin, causing the IFOVLD pin to sink current.

The nominal full-scale current sunk by the IFOVLD pin is $300 \mu \mathrm{~A}$. The IFOVLD pin requires a $10 \mathrm{k} \Omega$ pullup resistor to $\mathrm{V}_{\mathrm{C}}$.
The IF overload detector is calibrated at the factory to attack at $0.6 \mathrm{VP}_{\mathrm{P}} \mathrm{P}$ at IFOUT1. Upon power-up, the baseband processor must read OD[2:0] from the ROM table and store it in the IFVOLD register.

Closed-Loop RF Gain Control Closed-loop RF gain control can be implemented by connecting the IFOVLD output to the RFAGC input. Using a $10 \mathrm{k} \Omega$ pullup resistor on the IFOVLD pin, as shown in the Typical Application Circuit, results in a nominal 0.5 V to 3 V control voltage range.

VCO and VCO Divider Selection
The MAX3540 frequency synthesizer includes three VCOs and eight VCO sub-bands to guarantee a 2160 MHz to 4400 MHz VCO frequency range. The frequency synthesizer also features an additional VCO frequency divider, which must be programmed to either 4, 8, 16, or 32 through the VDIV[1:0] bits in the VCO register based on the channel being received. Table 5 describes how the VDIV[1:0] bits should be programmed for each band of operation.
To ensure PLL, lock the proper VCO and VCO sub-band for the channel being received, which must be chosen by iteratively selecting a VCO and VCO sub-band then reading the LD[2:0] bits to determine if the PLL is locked. Any reading from 001 to 110 indicates the PLL is locked. If $\mathrm{LD}[2: 0]$ reads 000 , the PLL is unlocked and the selected VCO is at the bottom of its tuning range; a lower VCO subband must be selected. If LD[2:0] reads 111, the PLL is unlocked and the selected VCO is at the top of its tuning range; a higher VCO sub-band must be selected. The VCO and VCO sub-band settings should be progressively increased or decreased until the LD[2:0] reading falls in the 001 to 110 range.
Due to overlap between VCO sub-band frequencies, it is possible that multiple VCO settings can be used to tune to the same channel frequency. System performance at a given channel should be similar between the various possible VCO settings, so it is sufficient to select the first VCO and VCO sub-band that provides lock.

## Layout Considerations

The MAX3540 EV kit can serve as a guide for PCB layout. Keep RF signal lines as short as possible to minimize losses and radiation. Use controlled impedance on all high-frequency traces. The exposed paddle must be soldered evenly to the board's ground plane for proper operation. Use abundant vias beneath the exposed paddle for maximum heat dissipation. Use abundant ground vias between RF traces to minimize undesired coupling.

## Complete Single-Conversion Television Tuner

To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at the central VCC node. The VCC traces branch out from this node, with each trace going to separate $V_{C C}$ pins of
the MAX3540. Each VCC pin must have a bypass capacitor with a low impedance to ground at the frequency of interest. Do not share ground vias among multiple connections to the PCB ground plane.

Typical Application Circuit


## Complete Single-Conversion Television Tuner

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


## Complete Single-Conversion Television Tuner

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL dimensions are in milimeters. angles are in degrees.
3. $N$ IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL \#I IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE ARE MINAL \#1 DENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
A. DIMENSION $b$ APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
5. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
6. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
7. coplanarity applies to the exposed heat sink slug as well as the TERMINALS.
8. WARPAGE SHALL NOT EXCEED 0.10 mm .

| $\begin{array}{\|c} \hline S_{Y} \\ Y_{M} \\ B \\ \hline \\ \hline \end{array}$ | CDMMDN DIMENSIDNS |  |  | ${ }^{\mathrm{N}_{0} \mathrm{~T}_{\mathrm{E}}}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NDM. | MAX. |  |
| A | 1.20 | 1.30 | 1.40 |  |
| A1 | - | 0.58 | - |  |
| D | 6.90 | 7.00 | 7.10 |  |
| D2 | 4.70 | 4.90 | 5.10 |  |
| E | 6.90 | 7.00 | 7.10 |  |
| E2 | 4.70 | 4.90 | 5.10 |  |
| L | 0.42 | 0.47 | 0.52 |  |
| L1 | - | - | 0.10 |  |
| $b$ | 0.20 | 0.25 | 0.30 |  |
| e | - | 0.50 | - |  |
| N |  | 48 |  |  |
| ND |  | 12 |  |  |
| NE |  | 12 |  |  |



| BPALLAS PRIPRIETARY INFIRMATION |  |  |  |
| :---: | :---: | :---: | :---: |
| TTLE' PACKAGE OUTLINE 48L LGA, $7 \times 7 \times 1.4 \mathrm{~mm}$ (WC32) |  |  |  |
| APPROVAL | DOCUMENT CONTROL NO. 21-0157 | REV. | 2/2 |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

