

OVERVIEW


The SM9503A is a BiCMOS IC RCC*1 receiver IC. It accepts low frequency standard wave input received from an external antenna, amplifies it, detects the data signal, and outputs a digital time code signal.


*1: Radio controlled clock

FEATURES

- Operating supply voltage range: 1.2 to 3.6V
- Operating current consumption: 36µA (typ) @1.5V
- Standby current consumption: 0.1µA (max) @1.5V
- High sensitivity: $0.3\mu Vrms$ (typ) input @60kHz input
- Low frequency standard wave range: 35kHz to 80kHz
- AGC gain hold function
- External crystal filter connection
- Some versions by a compensation capacitor to cancel the crystal parallel capacitor
- BiCMOS process
- Package:16-pin VSOP, Chip form


ORDERING INFORMATION






PACKAGE DIMENSIONS

(Unit: mm)



PAD LAYOUT (CF9503A)


(Unit: µm)



PAD NAME and DIMENSIONS (CF9503A)

	Dad sussibas		Pad dimensions [μm]		
	Pad number	Pad name) x	Υ	
	1	X	170	280.6	
	2	LF	447.5	220	
	3	CB	1230	274.2	
	4	Ce/	1230	543.2	
	5	HLDN	1230	823.4	
	((6)/	√ vss	1230	1042	
) out	1230	1266.2	
^	8	PON	1230	1535.2	
	9	VDD	1230	1759.4	
	10/	VDDA	1259.4	2110	
	W/	IN2	908.4	2110	
	12	NC	170	2055.8	
	13	IN1	170	1786.8	
	14	NC	170	1506.6	
	15	VSSA	170	1276	
	16	XO1	170	829.8	
	17	XO2	170	560.8	

BLOCK DIAGRAM



Pad number	Pin number	Name	I/O ¹	A/D ²	Description
1	7	XI	7	A	Crystal filter input connection
2	8	LF	0	AŽ/	Rectifier LPF capacitor connection
3	9	CB	0	A	Bottom-hold detector capacitor connection
4	10	СР	9	V A	Peak-hold detector capacitor connection
5	11	HLDN	Dr.	D	AGC gain hold control (active LOW)
6	12	(vss//	U.	Α	(-) Negative supply input (substrate potential)
7	13	OUT		D	Time code output (active LOW)
8	14	PON	lpu	D	Standby-mode control input (active LOW)
9	15	VDD	_	Α	(+) Positive supply input
10		VDDA	_	Α	(+) Positive supply input (AGC amplifier)
11	16	IN2	I	Α	Antenna input 2
12 🗸	1	NC	×	×	No connection (must be open)
13 🛴	2)) IN1	I	Α	Antenna input 1
14	3	NC	×	×	No connection (must be open)
15	4	VSSA	-	А	(-) Negative supply input (AGC amplifier)
16	5	X01	0	А	Crystal filter output 1
17	6	XO2	0	Α	Crystal filter output 2

^{1.} I: input, O: output, Ipu: input with pull-up resistor, -: supply pin

^{2.} A: analog signal, D: digital signal

SPECIFICATIONS

Absolute Maximum Ratings


 $V_{SS} = 0V$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V _{DD}		-0.3 to 7.0	V
Input voltage range	V _{IN}		-0.3 to V _{DD} +0.3	V
Power dissipation	P _D	16-pin VSOP	156	mW
Storago tomporaturo rango	_	16-pin VSOP	-55 to 125	\/ °C
Storage temperature range	I stg	Chip form	-65 to 150) c

Recommended Operating Conditions

 $V_{SS} = 0V$

Parameter	Symbol	Condition		Rating	Unit
Supply voltage range	V _{DD}	~	I/	7.2 to 3.6	V
Operating temperature range	T _{opr}			_20 to 70	°C



Electrical Characteristics


 $V_{DD} = 1.2$ to 3.6V, $V_{SS} = 0$ V, Ta = -20 to 70°C unless otherwise noted.

Parameter	Cumbal	Condition		Unit		
Parameter	Symbol	Condition	min	typ	max	Unit
Operating supply voltage	V_{DD}		1.2	- /	3.6	٧
Maximum operating current consumption ¹	I _{DDM}	V _{DD} = 1.5V, Ta = 25°C, no input signal, PON: V _{SS} , OUT: Open	_	50	80	μΑ
Normal operating current consumption ¹	I _{DDT}	V _{DD} = 1.5V, Ta = 25°C, 0.1mVrms input amplitude (differential input), 500ms pulsewidth, PON: V _{SS} , OUT: Open	- 🗸	36	-	μА
Standby mode current consumption	I _{ST}	PON, HLDN: V _{DD} or Open	_		0.1	μA
Minimum input voltage range	V _{FMIN}	IN1-IN2 differential input, F _{IN} = 60kHz		0.3	1.0	μVrms
Maximum input voltage range	V _{FMAX}	IN1-IN2 differential input, F _{IN} = 60kHz	80		_	mVrms
Input frequency	F _{IN}	IN1-IN2 differential input	35	<i>l</i>] -	80	kHz
Startup time ²	t _{ON}	When supply is applied	-	-	8	sec
Startup time (PON) ²	t _{PON}	From standby mode	/	-	8	sec
Input voltage	V _{IL}	PON, HLDN	¥	-	0.2	٧
iliput voltage	V _{IH}	PON, HLDN	√ _{0D} − 0.2	-	_	٧
Input current	I _{IL}	V _{IN} = 0V, PON, HLDN	-1	-	-	μA
input current	I _{IH}	$V_{IN} = V_{DD}$, PON, HLDN	_	-	1	μΑ
Output voltage	V _{OL}	$I_{OL} = 5\mu A$, OUT	-	-	0.2	٧
Output voltage	V _{OH}	I _{OH} = - 5μA, OUT	V _{DD} - 0.2	-	-	٧
Gain hold time	t _{HLD}	≤ ± 3dB variation	1	-	-	sec
Fall time output propagation delay ³	t _{DN}		-	-	160	ms
Rise time output propagation delay ³	t _{UP}		-	-	200	ms
LOW-level output pulsewidth ⁴ (200ms)	T ₂₀₀		100	200	300	ms
LOW-level output pulsewidth ⁴ (500ms)	T ₅₀₀	FIN = 60kH z, MPC standard crystal, NPC standard jig	400	500	650	ms
LOW-level output pulsewidth ⁴ (800ms)	T ₈₀₀	7	TBD	800	TBD	ms
LOW-level output pulsewidth ⁴ (900ms)	T ₉₀₀		TBD	900	TBD	ms
Noise rejection ratio ⁵	S/N	\bigvee	-	-	9	dB

1. Measured using the standard circuit.

2. The time taken under stable wave input conditions from when power is applied or standby is released, using PON, until stable digital output occurs within ratings.


3. The time taken, with 10:1 input signal amplitude ratio and 500ms pulsewidth, from when a change in signal input occurs until the output OUT changes. Note that this characteristics were dependent on the antenna and crystal filter characteristics. The standard crystal used here has the following equivalent circuit coefficients.



f [kHz]	L1 [kH]	C1 [fF]	R1 [kΩ]	C0 [pF]
60	TBD	TBD	TBD	TBD

- 4. Values obtained when using the NPC standard crystal employed here. Note that these values are dependent on the crystal characteristics, and should be considered as reference values.
- 5. Time averaged rms values, where the noise is white noise and the measurement bandwidth is determined by the crystal filter equivalent used in the standard circuit.

STANDARD CIRCUIT




FUNCTIONAL DESCRIPTION

AGC Amplifier and Gain Hold Function


The input voltage from the antenna is amplified by the AGC amplifier. The gain can be monitored by the voltage on pin CP, and can be changed by varying the CP voltage. An external capacitor Cp can be connected to CP to stabilize the voltage, but the gain tracking time is dependent on the capacitance. When HLDN is open (or HIGH), the gain automatically adjusts to follow the post-amplifier detector signal. When HLDN is LOW, the immediately preceding gain is held for an interval determined by the Cp capacitance.

Crystal Filter Circuit

External crystals are used as filters. The center frequency and bandwidth of the filters is determined by the crystal characteristics. If the center frequency is lower than the target frequency, it is necessary to add C_L capacitor for the adjustment frequency. If Q of the crystal filter is higher and the output delay is larger, it is necessary to add R_L to adjust it. Adding a compensation capacitor C_C , it is possible to select built-in or external, cancels the high-frequency components pass through the crystal parallel capacitance. Compensation capacitors are built in, and wiring them inside makes possible to select versions of the required capacitances from 0.5pF to 2.0pF.




The amplified signal is full-wave rectified and passed through a lowpass filter detector. The detector output is input to peak hold (pin CP) and bottom hold (pin CB) circuits to form the decoder reference potentials and peak hold potential for AGC control.





Decoder Circuit

The detector output and peak/bottom hold mid-level potential reference are used to decode the time code signal, which is output on pin OUT. The output is active-LOW, so that the output is LOW when the input amplitude is HIGH.



When PON is open (or HIGH), the device is in standby mode and the current consumption is reduced. Receiver operation starts when PON goes LOW.





Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome, Koto-ku, Tokyo 135-8430, Japan Telephone: +81-3-3642-6661 Facsimile: +81-3-3642-6698 http://www.npc.co.jp/ Email: sales@npc.co.jp

NP0410BE 2004.11