

## LOW SKEW, 1-TO-10 HSTL FANOUT BUFFER

ICS83210

## GENERAL DESCRIPTION




The ICS83210 is a low skew, 1-to-10 HSTL Fanout Buffer and a member of the HiPerClockS™ Family of High Performance Clock Solutions from IDT. The class II HSTL outputs are balanced push-pull in design, capable of delivering 16mA into a 10pF

load. This class allows both source series termination and symmetrically double parallel termination.

## **F**EATURES


- Ten single-ended HSTL outputs
- One single-ended HSTL clock input
- Maximum input frequency: 150MHz
- Output skew: 110ps (maximum)
- Part-to-part skew: 2ns (maximum)
- 1.5V power supply
- 0°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT

1



**32-Lead TQFP**7mm x 7mm x 1.0mm package body **Y package**Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 3, 7, 12, 13, 20, 21, 28, 29	V <sub>DD</sub>	Power		Power supply pins.
2, 5, 8, 9, 10, 16, 17, 24, 25, 31, 32	GND	Power		Power supply ground.
4	nOE	Input	Pulldown	Output enable/disable input pin. When LOW, outputs Qx outputs are enabled. When HIGH, Qx outputs are disabled low. LVCMOS/LVTTL interface levels.
5	IN	Input		Single-ended reference clock input. HSTL interface levels.
11, 14, 15, 18, 19, 22, 23, 26, 27, 30	Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Single-ended HSTL clock outputs.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		рF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
C <sub>OUT</sub>	Output Pin Capacitance			4.5	6	pF
R <sub>out</sub>	Output Impedance			20		Ω

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

 $\begin{array}{lll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{ V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{DD}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 75.5^{\circ}\text{C/W (0 mps)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$ 

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 1.5V \pm 8\%$ ,  $TA = 0^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		1.38	1.5	1.62	٧
I <sub>DD</sub>	Power Supply Current	Outputs Loaded @ 62.5MHz		215	250	mA
I <sub>DDQ</sub>	Quiescent Supply Current	$V_{IN} = 0V$ , outputs disabled			1	mA

Table 3B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 1.5V \pm 8\%$ ,  $T_A = 0^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	nOE		0.7*V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	nOE		-0.3		0.3*V <sub>DD</sub>	V
I <sub>IH</sub>	Input High Current	nOE				150	μΑ
I	Input Low Current	nOE		-5			μΑ

Table 3C. HSTL DC Characteristics,  $V_{DD} = 1.5V \pm 8\%$ , Ta = 0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	IN	V - 0.75V	0.85		1.8	V
V <sub>IL</sub>	Input Low Voltage	IN	$V_{REF} = 0.75V$	-0.3		0.65	V
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -16mA	1.0		$V_{DD} + 0.3$	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 16mA	-0.3		0.4	V

NOTE 1: Outputs terminated with  $50\Omega$  to ground.

Table 4. AC Characteristics,  $V_{DD} = 1.5V \pm 8\%, TA = 0^{\circ}C$  to  $85^{\circ}C$ 


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>IN</sub>	Input Frequency				150	MHz
t <sub>PLH</sub>	Propagation Delay, Low-to-High; NOTE 1		1.0		5.5	ns
t <sub>PHL</sub>	Propagation Delay, High-to-Low NOTE 1		1.0		5.5	ns
tsk(o)	Output Skew; NOTE 2, 4				110	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				2	ns
t <sub>EN</sub>	Output Enable Time				7	ns
t <sub>DIS</sub>	Output Disable Time				7	ns
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		1.3	ns
	Output Duty Cycle	Fout ≤ 100MHz	48		52	%
odc	Output Duty Cycle	Fout > 100MHz	45		55	%


NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DD}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions at the same temperature. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

# PARAMETER MEASUREMENT INFORMATION







## 1.5V OUTPUT LOAD AC TEST CIRCUIT




## PART-TO-PART SKEW



#### **OUTPUT SKEW**



#### PROPAGATION DELAY



## OUTPUT RISE/FALL TIME

## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

## **APPLICATION INFORMATION**

## RECOMMENDATIONS FOR UNUSED OUTPUT PINS

## **O**UTPUTS:

#### **HSTL O**UTPUTS

All unused HSTL outputs can be left floating. We recommend that there is no trace attached.

# RELIABILITY INFORMATION

# Table 5. $\theta_{_{JA}} vs.$ Air Flow Table for 32 Lead TQFP

 $\boldsymbol{\theta}_{_{\boldsymbol{J}\!\boldsymbol{A}}}$  by Velocity (Meters per Second)

0

75.5°C/W

1

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

c/W 65.8°C/W

62.2°C/W

## TRANSISTOR COUNT

The transistor count for ICS83210 is: 218

Pin compatible with CY2HH8110

## PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD TQFP




TABLE 6. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
OVMPOL	ABA						
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM				
N		32					
Α			1.20				
A1	0.05	0.10	0.15				
A2	0.95	1.0	1.05				
b	0.30	0.35	0.40				
С	0.09		0.20				
D	9.00 BASIC						
D1		7.00 BASIC					
D2		5.60 Ref.					
E		9.00 BASIC					
E1		7.00 BASIC					
E2		5.60 Ref.					
е		0.80 BASIC					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS83210AY	ICS83210AY	32 lead TQFP	tray	0°C to 85°C
ICS83210AYT	ICS83210AY	32 lead TQFP	1000 tape & reel	0°C to 85°C
ICS83210AYLF	ICS83210AYLF	32 lead "Lead-Free" TQFP	tray	0°C to 85°C
ICS83210AYLFT	ICS83210AYLF	32 lead "Lead-Free" TQFP	1000 tape & reel	0°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

## For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

