

µP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER

Description


The Si5367 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5367 accepts four clock inputs ranging from 10 to 707 MHz and generates five frequency-multiplied clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. The outputs are divided down separately from a common source. The Si5367 input clock frequency and clock multiplication ratio are programmable through an I²C or SPI interface. The Si5367 is based on Silicon Laboratories' 3rdgeneration DSPLL[®] technology, which provides any-rate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8 or 2.5 V supply, the Si5367 is ideal for providing clock multiplication in high performance timing applications.

Applications

- SONET/SDH OC-48/OC-192 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G.709 and custom FEC line cards
- Wireless basestations
- Data converter clocking
- xDSL
- SONET/SDH + PDH clock synthesis
- Test and measurement

Features

- Generates any frequency from 10 to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 10 to 710 MHz
- Low jitter clock outputs w/jitter generation as low as 0.6 ps rms (50 kHz–80 MHz)
- Integrated loop filter with selectable loop bandwidth (30 kHz to 1.3 MHz)
- Four clock inputs w/manual or automatically controlled hitless switching
- Five clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 FEC ratios (255/238, 255/237, 255/236)
- LOS alarm outputs
- Digitally-controlled output phase adjust
- I²C or SPI programmable settings
- On-chip voltage regulator for 1.8 or 2.5 V ±10% operation
- Small size: 14 x 14 mm 100-pin TQFP
- Pb-free, RoHS compliant



Preliminary Rev. 0.3 3/07 Copyright © 2007 by Silicon Laboratories

Si5367

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Table 1. Performance Specifications (V_{DD} = 1.8 or 2.5 V ±10%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature Range	T _A		-40	25	85	°C
Supply Voltage	V _{DD}		2.25	2.5	2.75	V
			1.62	1.8	1.98	V
Supply Current	I _{DD}	f _{OUT} = 622.08 MHz All CKOUTs enabled LVPECL format output	_	394	435	mA
		Only CKOUT1 enabled	_	253	284	mA
		f _{OUT} = 19.44 MHz All CKOUTs enabled CMOS format output	_	278	321	mA
		Only CKOUT1 enabled		229	261	mA
		Tristate/Sleep Mode	_	TBD	TBD	mA
Input Clock Frequency (CKIN1, CKIN2, CKIN3, CKIN4)	CK _F	Input frequency and clock multiplication ratio determined by programming device PLL	10	_	707.35	MHz
Output Clock Frequency (CKOUT1, CKOUT2, CKOUT3, CKOUT4, CKOUT5)	CK _{OF}	dividers. Consult Silicon Labo- ratories configuration software DSPLL <i>sim</i> or Any-Rate Preci- sion Clock Family Reference Manual at www.silabs.com/tim- ing to determine PLL divider settings for a given input fre- quency/clock multiplication ratio combination.	10 970 1213		945 1134 1417	MHz
Input Clocks (CKIN1, CK	IN2, CKIN3	B, CKIN4)				
Differential Voltage Swing	CKN _{DPP}		0.25	—	1.9	V _{PP}
Common Mode Voltage	CKN _{VCM}	1.8 V ±10%	0.9	—	1.4	V
		2.5 V ±10%	1.0	—	1.7	V
Rise/Fall Time	CKN _{TRF}	20–80%	_	—	11	ns
Duty Cycle	CKN _{DC}	Whichever is less	40	—	60	%
			50	—		ns
Output Clocks (CKOUT1,	CKOUT2,	CKOUT3, CKOUT4, CKOUT5)				
Common Mode	V _{OCM}	LVPECL 100 Ω load	V _{DD} – 1.42		V _{DD} – 1.25	V
Differential Output Swing	V _{OD}	line-to-line	1.1	_	1.9	V
Single Ended Output Swing	V_{SE}		0.5	—	0.93	V
		of device specifications, please con his document can be downloaded fr				Precision



Table 1. Performance Specifications (Continued)


$(V_{DD} = 1.8 \text{ or } 2.5 \text{ V} \pm 10\%)$, T _A = -40 to 85 °C)
---	----------------------------------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Rise/Fall Time	CKO _{TRF}	20–80%		230	350	ps
Duty Cycle	CKO _{DC}		45	—	55	%
PLL Performance						1
Jitter Generation	J _{GEN}	f _{OUT} = 622.08 MHz, LVPECL output format 50 kHz–80 MHz		0.6	TBD	ps rms
		12 kHz–20 MHz	_	0.6	TBD	ps rms
		800 Hz–80 MHz		TBD	TBD	ps rms
Jitter Transfer	J _{PK}			0.05	0.1	dB
Phase Noise	CKO _{PN}	f _{OUT} = 622.08 MHz 100 Hz offset	_	TBD	TBD	dBc/Hz
		1 kHz offset		TBD	TBD	dBc/Hz
		10 kHz offset	_	TBD	TBD	dBc/Hz
		100 kHz offset	_	TBD	TBD	dBc/Hz
		1 MHz offset	_	TBD	TBD	dBc/Hz
Subharmonic Noise	SP _{SUBH}	Phase Noise @ 100 kHz Offset	_	TBD	TBD	dBc
Spurious Noise	SP _{SPUR}	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	—	TBD	TBD	dBc
Package						1
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	_	40	_	°C/W
		of device specifications, please cons his document can be downloaded from				Precision

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit				
DC Supply Voltage	V _{DD}	-0.5 to 2.75	V				
LVCMOS Input Voltage	V _{DIG}	–0.3 to (V _{DD} + 0.3)	V				
Operating Junction Temperature	T _{JCT}	–55 to 150	°C				
Storage Temperature Range	T _{STG}	–55 to 150	°C				
ESD HBM Tolerance (100 pF, 1.5 kΩ)		2	kV				
ESD MM Tolerance		200	V				
Latch-Up Tolerance	Latch-Up Tolerance JESD78 Compliant						
Note: Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.							






155.52 MHz in, 622.08 MHz out








*Note: Assumes differential LVPECL termination (3.3 V) on clock inputs.





*Note: Assumes differential LVPECL termination (3.3 V) on clock inputs.

Figure 3. Si5367 Typical Application Circuit (SPI Control Mode)



1. Functional Description

The Si5367 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5367 accepts four clock inputs ranging from 10 to 707 MHz and generates five frequency-multiplied clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. Independent dividers are available for every input clock and output clock, so the Si5367 can accept input clocks at different frequencies and it can generate output clocks at different frequencies. The Si5367 input clock frequency and clock multiplication ratio are programmable through an I²C or SPI interface. Silicon Laboratories offers a PCbased software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a given input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. downloaded This utility can be from www.silabs.com/timing.

The Si5367 is based on Silicon Laboratories' 3rdgeneration DSPLL[®] technology, which provides anyrate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5367 PLL loop bandwidth is digitally programmable and supports a range from 30 kHz to 1.3 MHz. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5367 monitors all input clocks for loss-of-signal and provides a LOS alarm when it detects missing pulses on its inputs.

In the case when the input clocks enter alarm conditions, the PLL will freeze the DCO output frequency near its last value to maintain operation with an internal state close to the last valid operating state.

The Si5367 has five differential clock outputs. The signal format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, unused clock outputs can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. In addition, the phase of each output clock may be adjusted in relation to the other output clocks. The resolution varies from 800 ps to 2.2 ns depending on the PLL divider settings. Consult the DSPLLsim configuration software to determine the phase offset resolution for a given input clock/clock multiplication ratio combination. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8 or 2.5 V supply.

1.1. Further Documentation

Consult the Silicon Laboratories Any-Rate Precision Clock Family Reference Manual (FRM) for more detailed information about the Si5367. The FRM can be downloaded from www.silabs.com/timing.

Silicon Laboratories has developed a PC-based software utility called DSPLL*sim* to simplify device configuration, including frequency planning and loop bandwidth selection. This utility can be downloaded from www.silabs.com/timing.



2. Pin Descriptions: Si5367




Table 3. Si5367 Pin Descriptions

Pin #	Pin Name	I/O	Signal Level	Description				
1, 2, 4, 17, 20, 22, 23, 24, 25, 37, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 66, 67, 72, 73, 74, 75, 80, 85, 95	NC			No Connect. These pins must be left unconnected for normal opera- tion.				
3	RST	I	LVCMOS	External Reset. Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock <u>outputs</u> are tristated during reset. After rising edge of RST signal, the device will perform an internal self-calibration. This pin has a weak pull-up.				
Note: Internal regi	Note: Internal register names are indicated by underlined italics, e.g. <u>INT_PIN</u> . See Si5368 Register Map.							




Pin Name	I/O	Signal Level	Description
V _{DD}	Vdd	Supply	V _{DD} . The device operates from a 1.8 or 2.5 V supply. Bypass capacitors should be associated with the following V _{DD} pins: Pins Bypass Cap 5, 6 0.1 μ F 15 0.1 μ F 27 0.1 μ F 62, 63 0.1 μ F 81, 84 0.1 μ F 86, 89 0.1 μ F 91, 94 0.1 μ F
GND	GND	Supply	Ground. This pin must be connected to system ground. Minimize the ground path impedance for optimal performance.
C1B	0	LVCMOS	CKIN1 Invalid Indicator. This pin performs the <u>CK1_BAD</u> function if <u>CK1_BAD_PIN</u> = 1 and is tristated if <u>CK1_BAD_PIN</u> = 0. Active polarity is controlled by <u>CK_BAD_POL</u> . 0 = No alarm on CKIN1. 1 = Alarm on CKIN1.
C2B	0	LVCMOS	CKIN2 Invalid Indicator. This pin performs the <u>CK2_BAD</u> function if <u>CK2_BAD_PIN</u> = 1 and is tristated if <u>CK2_BAD_PIN</u> = 0. Active polarity is controlled by <u>CK_BAD_POL</u> . 0 = No alarm on CKIN2. 1 = Alarm on CKIN2.
СЗВ	0	LVCMOS	CKIN3 Invalid Indicator. This pin performs the <u>CK3_BAD</u> function if <u>CK3_BAD_PIN</u> = 1 and is tristated if <u>CK3_BAD_PIN</u> = 0. Active polarity is controlled by <u>CK_BAD_POL</u> . 0 = No alarm on CKIN3. 1 = Alarm on CKIN3.
	V _{DD} GND C1B C2B	VDDVddGNDGNDGNDGNDC1BOC2BO	VDDVddSupplyGNDGNDSupplyC1BOLVCMOSC2BOLVCMOS

Table 3. Si5367 Pin Descriptions (Continued)



Pin #	Pin Name	I/O	Signal Level	Description	
12	INT_ALM	0	LVCMOS	Interrupt/Alarm Output Indicator. This pin functions as a maskable interrupt output wit active polarity controlled by the <i>INT_POL</i> register bit The INT output function can be turned off by setting <i>INT_PIN</i> = 0. If the ALRMOUT function is desired instead on this pin, set <i>ALRMOUT_PIN</i> = 1 and <i>INT_PIN</i> = 0. 0 = ALRMOUT not active. 1 = ALRMOUT active. The active polarity is controlled by <i>CK_BAD_POL</i> . If function is selected, the pin tristates.	t.
13 57	CS0_C3A CS1_C4A	I/O	LVCMOS	Input Clock Select/CKIN3 or CKIN4 Active Clock cator. If manual clock selection is chosen, and if <u>CKSEL_PIN</u> = 1, the CKSEL pins control clock selection and the <u>CKSEL_REG</u> bits are ignored.	
				CS[1:0] Active Input Clock	
				00 CKIN1	
				01 CKIN2	
				10 CKIN3	
				11 CKIN4	
				If <u>CKSEL_PIN</u> = 0, the <u>CKSEL_REG</u> register bits conthis function and these inputs tristate. If these pins a not functioning as the CS[1:0] inputs and auto clock selection is enabled, then they serve as the CKIN_n active clock indicator. 0 = CKIN3 (CKIN4) is not the active input clock 1 = CKIN3 (CKIN4) is currently the active input to the PLL The <u>CKn_ACTV_REG</u> bit always reflects the active clock status for CKIN_n. If <u>CKn_ACTV_PIN</u> = 1, this status also be reflected on the CnA pin with active polarity trolled by the <u>CK_ACTV_PIN</u> = 0, this output tristates. This pin has a weak pull-down.	e e clock s will
29 30	CKIN4+ CKIN4–	Ι	MULTI	Clock Input 4. Differential clock input. This input can also be driven a single-ended signal. CKIN4 serves as the frame sy input associated with the CKIN2 clock when <u>CK_CONFIG_REG</u> = 1.	
34 35	CKIN2+ CKIN2–	I	MULTI	Clock Input 2. Differential input clock. This input can also be driven a single-ended signal.	with
Note: Internal reg	ister names are indi	cated by	y underlined itali	cs, e.g. <u>INT_PIN</u> . See Si5368 Register Map.	





Pin #	Pin Name	I/O	Signal Level	Description
39 40	CKIN3+ CKIN3–	Ι	MULTI	Clock Input 3. Differential clock input. This input can also be driven with a single-ended signal. CKIN3 serves as the frame sync input associated with the CKIN1 clock when <u>CK_CONFIG_REG</u> = 1.
44 45	CKIN1+ CKIN1–	I	MULTI	Clock Input 1. Differential clock input. This input can also be driven with a single-ended signal.
58	C1A	0	LVCMOS	CKIN1 Active Clock Indicator. This pin serves as the CKIN1 active clock indicator. The <u>CK1_ACTV_REG</u> bit always reflects the active clock status for CKIN1. If <u>CK1_ACTV_PIN</u> = 1, this status will also be reflected on the C1A pin with active polarity controlled by the <u>CK_ACTV_POL</u> bit. If <u>CK1_ACTV_PIN</u> = 0, this output tristates.
59	C2A	0	LVCMOS	CKIN2 Active Clock Indicator. This pin serves as the CKIN2 active clock indicator. The $\underline{CK2_ACTV_REG}$ bit always reflects the active clock status for CKIN_2. If $\underline{CK2_ACTV_PIN}$ = 1, this status will also be reflected on the C2A pin with active polarity controlled by the $\underline{CK_ACTV_POL}$ bit. If $\underline{CK2_ACTV_PIN}$ = 0, this output tristates.
60	SCL	I	LVCMOS	Serial Clock. This pin functions as the serial port clock input for both SPI and I ² C modes. This pin has a weak pull-down.
61	SDA_SDO	I/O	LVCMOS	Serial Data. In I ² C microprocessor control mode (CMODE = 0), this pin functions as the bidirectional serial data port.In SPI microprocessor control mode (CMODE = 1), this pin functions as the serial data output.
68 69	A0 A1	I	LVCMOS	Serial Port Address. In I ² C control mode (CMODE = 0), these pins function as hardware controlled address bits. In SPI control mode (CMODE = 1), these pins are ignored. This pin has a weak pull-down.
70	A2_SS	I	LVCMOS	Serial Port Address/Slave Select. In I ² C microprocessor control mode (CMODE = 0), this pin functions as a hardware controlled address bit. In SPI microprocessor control mode (CMODE = 1), this pin functions as the slave select input. This pin has a weak pull-down.

Table 3. Si5367 Pin Descriptions (Continued)



Pin #	Pin Name	I/O	Signal Level	Description
71	SDI	I	LVCMOS	Serial Data In. In SPI microprocessor control mode (CMODE = 1), this pin functions as the serial data input. In I^2C microprocessor control mode (CMODE = 0), this pin is ignored. This pin has a weak pull-down.
77 78	CKOUT3+ CKOUT3–	0	MULTI	Clock Output 3. Differential clock output. Output signal format is selected by <u>SFOUT3_REG</u> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
82 83	CKOUT1– CKOUT1+	0	MULTI	Clock Output 1. Differential clock output. Output signal format is selected by <u>SFOUT1_REG</u> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
87 88	CKOUT5– CKOUT5+	0	MULTI	Clock Output 5. Differential clock output. Output signal format is selected by <u>SFOUT5_REG</u> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
90	CMODE	I	3-Level	Control Mode. Selects I^2C or SPI control mode for the device. $0 = I^2C$ Control Mode. 1 = SPI Control Mode.
92 93	CKOUT2+ CKOUT2–	0	MULTI	Clock Output 2. Differential clock output. Output signal format is selected by <u>SFOUT2_REG</u> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
97 98	CKOUT4– CKOUT4+	0	MULTI	Clock Output 4. Differential clock output. Output signal format is selected by <u>SFOUT4_REG</u> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
GND PAD	GND PAD	GND	Supply	Ground Pad. The ground pad must provide a low thermal and electri- cal impedance to a ground plane.
Note: Internal regi	ster names are ind	icated by	underlined itali	cs, e.g. <u>INT_PIN</u> . See Si5368 Register Map.

Table 3. Si5367 Pin Descriptio	ons (Continued)
--------------------------------	-----------------



3. Ordering Guide

Ordering Part Number	Output Clock Frequency Range	•	
Si5367A-B-GQ	10–945 MHz 970–1134 MHz 1.213–1.417 GHz	100-Pin 14 x 14 mm TQFP	–40 to 85 °C
Si5367B-B-GQ	10–808 MHz	100-Pin 14 x 14 mm TQFP	–40 to 85 °C
Si5367C-B-GQ	10–346 MHz	100-Pin 14 x 14 mm TQFP	–40 to 85 °C



4. Package Outline: 100-Pin TQFP

Figure 4 illustrates the package details for the Si5367. Table 4 lists the values for the dimensions shown in the illustration.




Figure 4.	100-Pin	Thin	Quad	Flat	Package	(TQFP)
i iguic 4.	100-1 111		Quuu	i iai	i acnage	(1941)

Dimension	Min	Nom	Мах]	Dimension	Min	Nom	Max
А	_	—	1.20		E	16.00 BSC.		
A1	0.05	—	0.15		E1	14.00 BSC.		
A2	0.95	1.00	1.05		E2	3.85	4.00	4.15
b	0.17	0.22	0.27		L	0.45	0.60	0.75
С	0.09	—	0.20		aaa	_	—	0.20
D	16.00 BSC.				bbb	_	—	0.20
D1	14.00 BSC.				CCC	_	—	0.08
D2	3.85	4.00	4.15	1	ddd	_	—	0.08
е	0.50 BSC.				θ	0°	3.5°	7°

Table 4. 100-Pin Package Diagram Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This package outline conforms to JEDEC MS-026, variant AED-HD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



5. Recommended PCB Layout




Figure 5. PCB Land Pattern Diagram



Table 5.	PCB L	and Patterr	n Dimensions
----------	-------	-------------	--------------

Dimension	MIN	MAX	
е	0.50 BSC.		
E	15.40 REF.		
D	15.40 REF.		
E2	3.90	4.10	
D2	3.90	4.10	
GE	13.90	—	
GD	13.90	—	
Х	-	0.30	
Y	1.50 REF.		
ZE	-	16.90	
ZD	-	16.90	
R1	0.15 REF		
R2	-	1.00	

Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Notes (Stencil Design):

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Notes (Card Assembly):

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 3.
- Updated "2. Pin Descriptions: Si5367".
 - Changed FSOUT (pins 87 and 88) to CLKOUT5.
 - Changed FS_ALIGN (pin 21) control pin to GND.
 - Changed pin 16 to ground.

Revision 0.2 to Revision 0.3

- Removed references to latency control, INC, and DEC pins.
- Updated block diagram on page 1.
- Added Figure 1, "Typical Phase Noise Plot," on page 4.
- Updated "2. Pin Descriptions: Si5367".
 Changed font of register names to <u>underlined italics</u>.
- Updated "3. Ordering Guide" on page 12.
- Added "5. Recommended PCB Layout".



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: Clockinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

