## 256Mb (4M×4Bank×16) Synchronous DRAM

#### **Features**

- 2 x 4 banks x 2 Mbit x 16 organisation (Two 128MBit chips stacked in multi-chip package)
- Fully Synchronous to Positive Clock Edge
- Single 1.8V ±0.1V Power Supply
- LVCMOS Compatible with Multiplexed Address
- Programmable Burst Length -1/2/4/8/ full Page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
  - Sequential (B/L = 1/2/4/8/full Page)
  - Interleave (B/L = 4/8)
- Burst Read with Single-bit Write Operation
- Deep Power Down Mode.
- Auto Refresh and Self Refresh
- Special Function Support.
  - PASR (Partial Array Self Refresh)
  - Auto TCSR (Temperature Compensated Self Refresh)
- Programmable Driver Strength Control
  - Full Strength or 1/2, 1/4 of Full Strength
- 4,096 Refresh Cycles / 64ms (15.625us)

#### Description


The EM48AM1684LBB is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2 x 4 banks x 2 Mbit by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 1.8V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVCMOS.

Available packages: TFBGA 54B 12mm x 8mm.

#### **Ordering Information**

Part No	Organization	Max. Freq	Package	Grade	Pb
EM48AM1644LBB-75F	2 die X 8M X 16	133MHz @CL3	TFBGA -54B	Commercial	Free
EM48AM1644LBB-75FE	2 die X 8M X 16	133MHz @CL3	TFBGA -54B	Extend temp.	Free



<sup>\*</sup> EOREX reserves the right to change products or specification without notice.

Pin Assignment: BGA 54B

1	2	3		7	8	9
VSS	DQ15	VSSQ	Α	VDDQ	DQ0	VDD
DQ14	DQ13	VDDQ	В	VSSQ	DQ2	DQ1
DQ12	DQ11	VSSQ	С	VDDQ	DQ4	DQ3
DQ10	DQ9	VDDQ	D	VSSQ	DQ6	DQ5
DQ8	/CS1	vss	E	VDD	LDQM	DQ7
UDQM	CLK	CKE	F	/CAS	/RAS	/WE
NC	A11	A9	G	BA0	BA1	/CS0
A8	A7	A6	Н	Α0	A1	A10
VSS	A5	A4	J	A3	A2	VDD

54ball BGA / (12mm × 8mm)

## Pin Description (Simplified)

Pin	Name	Function
F2	CLK	(System Clock) Master clock input (Active on the positive rising edge)
G9,E2	/CS0,/CS1	(Chip Select) when active All commands are masked when CS is registered HIGH. CS provides for external bank selection on systems with multiple memory banks. CS is considered part of the command code
F3	CKE	(Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
H7,H8,J8,J7,J3, J2,H3,H2,H1,G3, H9,G2	A0~A11	(Address) Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.
G7,G8	BA0, BA1	(Bank Address) Selects which bank is to be active.
F8	/RAS	(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
F7	/CAS	(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
F9	/WE	(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
F1/E8	UDQM/LDQM	(Data Input/Output Mask) DQM controls I/O buffers.
A8,B9,B8,C9,C8, D9,D8,E9,E1,D2, D1,C2,C1,B2,B1, A2	DQ0~DQ15	(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.
A9,E7,J9/ A1,E3,J1	V <sub>DD</sub> /V <sub>SS</sub>	(Power Supply/Ground) V <sub>DD</sub> and V <sub>SS</sub> are power supply pins for internal circuits.
A7,B3,C7,D3/ A3,B7,C3,D7	V <sub>DDQ</sub> /V <sub>SSQ</sub>	(Power Supply/Ground) $V_{\text{DDQ}}$ and $V_{\text{SSQ}}$ are power supply pins for the output buffers.
E2	NC	(No Connection) This pin is recommended to be left No Connection on the device.

#### Absolute Maximum Rating

Symbol	Item	Rating		Units
$V_{IN}, V_{OUT}$	Input, Output Voltage	-0.3 ~	+4.6	V
$V_{DD}, V_{DDQ}$	Power Supply Voltage	-0.3 ~	-0.3 ~ +4.6	
T <sub>OP</sub>	Operating Temperature Range	Commercial	0 ~ +70	°C
I OP	Operating remperature realige	Extended	-25 ~ +85	C
T <sub>STG</sub>	Storage Temperature Range	-55 ~ +150		°C
P <sub>D</sub>	Power Dissipation	1		W
I <sub>os</sub>	Short Circuit Current	5	0	mA

**Note:** Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Capacitance ( $V_{CC}$ =3.3V, f=1MHz, $T_A$ =25 $^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C <sub>CLK</sub>	Clock Capacitance	4		8	рF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	4		8	pF
Co	Input/Output Capacitance	6		10	pF

### Recommended DC Operating Conditions ( $T_A$ =0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{DD}$	Power Supply Voltage	1.65	1.8	1.95	V
$V_{DDQ}$	Power Supply Voltage (for I/O Buffer)	1.65	1.8	1.95	V
V <sub>IH</sub>	Input Logic High Voltage	$0.8*V_{DD}$		V <sub>DD</sub> +0.3	V
$V_{IL}$	Input Logic Low Voltage	-0.3		0.3	V

Note: \* All voltages referred to V<sub>SS</sub>.

<sup>\*</sup>  $V_{IH}$  (max.) =  $V_{DDQ}$  +1.5V for pulse width 3ns

<sup>\*</sup>  $V_{IL}$  (min.) = -1.0V for pulse width 3ns

#### **Recommended DC Operating Conditions**

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Max.	Units
I <sub>CC1</sub>	Operating Current (Note 1)	Burst length=1, t <sub>RC</sub> ≥t <sub>RC</sub> (min.), I <sub>OL</sub> =0mA, One bank active	80	mA
I <sub>CC2P</sub>	Precharge Standby Current in	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =15ns	1	mA
I <sub>CC2PS</sub>	Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> = ∞	1	mA
I <sub>CC2N</sub>	Precharge Standby Current in Non-power Down Mode	CKE≥V <sub>IL</sub> (min.), t <sub>CK</sub> =15ns, /CS≥V <sub>IH</sub> (min.) Input signals are changed one time during 30ns	20	mA
I <sub>CC2NS</sub>		CKE≥V <sub>IL</sub> (min.), t <sub>CK</sub> = ∞ , Input signals are stable	2	mA
I <sub>CC3P</sub>	Active Standby Current in	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =15ns	10	mA
I <sub>CC3PS</sub>	Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> = ∞	2	mA
I <sub>CC3N</sub>	Active Standby Current in Non-power Down Mode	CKE≥V <sub>IL</sub> (min.), t <sub>CK</sub> =15ns, /CS≥V <sub>IH</sub> (min.) Input signals are changed one time during 30ns	40	mA
I <sub>CC3NS</sub>		CKE≥V <sub>IL</sub> (min.), t <sub>CK</sub> = ∞ , Input signals are stable	20	mA
I <sub>CC4</sub>	Operating Current (Burst Mode) (Note 2)	t <sub>CCD</sub> ≥2CLKs, I <sub>OL</sub> =0mA	100	mA
I <sub>CC5</sub>	Refresh Current (Note 3)	t <sub>RC</sub> ≥t <sub>RC</sub> (min.)	180	mA
I <sub>CC6</sub>	Self Refresh Current	CKE≤0.2V	0.4 (Note 4)	mA
I <sub>CC7</sub>	Deep Power Down Mode Current		20	uA

<sup>\*</sup>All voltages referenced to V<sub>SS</sub>.

Note 1:  $I_{CC1}$  depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during  $t_{\text{CK}}$  (min.)

Note 2: I<sub>CC4</sub> depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during  $t_{\text{CK}}$  (min.)


**Note 3:** Input signals are changed only one time during t<sub>CK</sub> (min.)

Note 4: Standard power version.

## Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>IL</sub>	Input Leakage Current	$0 \le V_I \le V_{DDQ}$ , $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-1		+1	uA
I <sub>OL</sub>	Output Leakage Current	$0 \le V_O \le V_{DDQ}$ , $D_{OUT}$ is disabled	-1.5		+1.5	uA
V <sub>OH</sub>	High Level Output Voltage	I <sub>O</sub> =-0.1mA	0.9*V <sub>DD</sub>			V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =+0.1mA			0.2	V


#### **Block Diagram**



# **AC Operating Test Conditions**

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Item	Conditions
Output Reference Level	0.5*VDDQ / 0.5* VDDQ
Output Load	See diagram as below
Input Signal Level	0.9*VDDQ / /0.2V
Transition Time of Input Signals	1ns
Input Reference Level	VDDQ/2



## AC Operating Test Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter		-7	.5	Units
Symbol	Parameter	2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2		Max.	Units
	Clock Cycle Time	CL=3	7.5		ns
t <sub>CK</sub>	Clock Cycle Tille	CL=2	10		115
	Access Time form CLK	CL=3		6	no
t <sub>AC</sub>	Access Time form CLK	CL=2		8	ns
t <sub>CH</sub>	CLK High Level Width		3		ns
t <sub>CL</sub>	CLK Low Level Width		3		ns
+	Data-out Hold Time	CL=3	2.2		no
t <sub>OH</sub>	Data-out Hold Time	CL=2	2.2		ns
	Data-out High Impedance	CL=3		7	20
t <sub>HZ</sub>	Time (Note 5) CL=2			9	ns
t <sub>LZ</sub>	Data-out Low Impedance Time		1.5		ns
t <sub>IH</sub>	Input Hold Time		1.5		ns
t <sub>IS</sub>	Input Setup Time		2.5		ns

<sup>\*</sup> All voltages referenced to V<sub>SS</sub>.

**Note 5:** t<sub>HZ</sub> defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

#### AC Operating Test Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_A=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Symbol Parameter		-7	`.5	Units
Symbol	Parameter		Min.	Max.	Units
t <sub>RC</sub>	ACTIVE to ACTIVE Command Period (Note 6)		67.5		ns
t <sub>RAS</sub>	ACTIVE to PRECHARGE Command Period (Note 6)		45	100K	ns
t <sub>RP</sub>	PRECHARGE to ACTIVE Command Period (Note 6)		22.5		ns
t <sub>RCD</sub>	ACTIVE to READ/WRITE Delay Time (Note 6)		22.5		ns
t <sub>RRD</sub>	ACTIVE(one) to ACTIVE(another) Command (Note 6)		15		ns
t <sub>CCD</sub>	READ/WRITE Command to READ/WRITE Command		1		CLK
t <sub>DPL</sub>	Date-in to PRECHARGE Command		2		CLK
t <sub>BDL</sub>	Date-in to BURST Stop Command		1		CLK
_	Data-out to High		3		OL IX
τ <sub>ROH</sub>	t <sub>ROH</sub> Impedance from PRECHARGE Command	CL=2	2		CLK
$t_{REF}$	Refresh Time (4,096 cycle)			64	ms

<sup>\*</sup> All voltages referenced to V<sub>SS</sub>.

**Note 6:** These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)

#### Recommended Power On and Initialization


The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all  $V_{DD}$  and  $V_{DDQ}$  pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed  $V_{DD}+0.3V$  on any of the input pins or  $V_{DD}$  supplies. (CLK signal started at same time)

After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command.


To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.


Because the mode register will power up in an unknown state, it should be loaded prior to apply any operational command. And a extended mode register set command will be issued to program specific mode of self-refresh operation (PASR). Then, the SDRAM is ready for normal operation.

### Simplified State Diagram



### Address Input for Mode Register Set





Burst Type	А3
Interleave	1
Sequential	0

	•		
CAS Latency	A6	A5	A4
Reserved	0	0	0
Reserved	0	0	1
2	0	1	0
3	0	1	1
Reserved	1	0	0
Reserved	1	0	1
Reserved	1	1	0
Reserved	1	1	1

BA1	BA0	A11	A10	A9	A8	A7	Operation Mode
0	0	0	0	0	0	0	Normal
0	0	0	0	1	0	0	Burst Read with Single-bit Write

# Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
	Х	Х	0	10	10
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

<sup>\*</sup> Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA8): Full page = 512bits

#### Extended Mode Register Set ( EMRS )

The Extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA1 (The SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state.

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A <sup>2</sup>	1 /	۹0		
1	0	0	0	0 0 0 0 DS 0 0										PASR		
												<b> </b>				
						A2	A1	A0								
							ll Banks					0	0	0		
							anks (B					0	0	1		
					Oı		k (BA0=		)			0	1	0		
							eserved					0	1	1		
							eserved					1	0	0		
						•	BA1=0					1	0	1		
			Quart	Quarter of One Bank (BA0=BA1=0 ,Row Address 2 MSB=0)										0		
						R	eserved	1				1	1	1		
								7								
				Driver	Strengt	h	A6	A!	5							
				f	ull		0	0								
					trength		0	1								
					trength		1	0								
				Res	erved		1	1								
E	BA1		MRS	3												
	0		Norm	al												
	1		EMR	S												

#### **Output Drive Strength**

The normal drive strength got all outputs is specified to be LV-CMOS. By setting EMRS specific parameter on A6 and A5, driving capability of data output drivers is selected.

#### Partial Array Self Refresh

In EMRS setting ,memory array size to be refreshed during self-refresh operation is programmable in order to reduce power. Data outside the defined area will not be retained during self-refresh.

#### 1. Command Truth Table

Command	Symbol	CK	E	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n	2	/KAS	CAS	/VV	BA1	AIU	A9~A10
Ignore Command	DESL	Η	Χ	Η	X	X	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Н	Н	Н	Χ	Х	Х
Burst Stop	BSTH	Н	Χ	L	Н	Н	L	Χ	Х	Χ
Read	READ	Н	Χ	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Χ	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Χ	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Χ	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Χ	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Χ	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Χ	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Χ	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 2. DQM Truth Table

Command	Symbol	Cł	KE	/CS
Command	Symbol	n-1	n	703
Data Write/Output Enable	ENB	Н	Х	Н
Data Mask/Output Disable	MASK	Н	Х	L
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	Х	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 3. CKE Truth Table

Item	Command	Symbol	CK	Έ	/CS	/RAS	/CAS	/WE	Addr.
пеш	Command	Symbol	n-1	n	/03	/KAS	/CAS	/VVE	Addi.
Activating	Clock Suspend Mode Entry		Н	L	Χ	Χ	Χ	X	Х
Any	Clock Suspend Mode		L	L	Χ	X	X	Χ	Х
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Х	Х	Х	Х
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х
Sell Reliesii	Sell Kellesh Exit		L	Н	Н	Χ	Χ	Χ	Х
Idle	Power Down Entry		Н	L	Χ	Χ	Χ	Χ	Х
Power Down	Power Down Exit		L	Н	Х	X	X	Χ	Х

**Remark** H = High level, L = Low level, X = High or Low level (Don't care)

# 4. Operative Command Table (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action				
	Н	Χ	Х	Х	Х	DESL	Nop or power down (Note 8)				
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 8)				
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)				
	L	Н	L	L	BA/CA/A10 WRIT/WRITA ILL		ILLEGAL (Note 9)				
Idle	L	L	Н	Н	BA/RA	ACT	Row activating				
	L	L	Н	L	BA, A10	PRE/PALL	Nop				
	L	L	L	Ι	Х	REF/SELF	Refresh or self refresh (Note 10)				
	L	L	L	L	Op-Code	MRS	Mode register accessing				
	H	X	X	X	X	DESL	Nop				
	L	Н	Н	Х	X	NOP or BST	Nop (Note 11)				
	L	Н	L	Η	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)				
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)				
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)				
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge (Note 12)				
	L	L	L	Н	X	REF/SELF	ILLEGAL (Note 10)				
	L	L	L	L	Op-Code	MRS	ILLEGAL				
	Н	Χ	Χ	Χ	X	DESL	Continue burst to end → Row active				
	L	Н	Н	Η	X	NOP	Continue burst to end → Row active				
	L	Н	Н	L	X	BST	Burst stop → Row active				
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP (Note 13)				
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 13, 14)				
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)				
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)				
	L	L	L	Н	Х	REF/SELF	ILLEGAL				
	L	L	L	L	Op-Code	MRS	ILLEGAL				
	Н	Х	Х	Χ	Х	DESL	Continue burst to end → Write recovering				
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering				
	L	Н	Н	L	X	BST	Burst stop → Row active				
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 13, 14)				
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write:  Determine AP 7 (Note 13)				
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)				
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)				
	L	L	L	Н	Х	REF/SELF	ILLEGAL				
	L	L	L	L	Op-Code	MRS	ILLEGAL				

**Remark** H = High level, L = Low level, X = High or Low level (Don't care)

# 4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Η	Х	Х	Х	Х	DESL	Continue burst to end → Pre-charging
	ــا	Н	Н	Τ	X	NOP	Continue burst to end → Pre-charging
	L	Н	Н	L	X BST ILL		ILLEGAL
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL <sup>(Note 9)</sup>
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Η	Х	Х	Χ	Х	DESL	Burst to end → Write recovering with auto pre-charge
	L	Н	Н	Τ	X	NOP	Continue burst to end → Write recovering with auto pre-charge
	L	Η	Η	L	X	BST	ILLEGAL
Write with	لــ	Ι	L	Ι	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Х	Χ	Х	DESL	Nop $\rightarrow$ Enter idle after $t_{RP}$
	L	Н	Н	Ι	X	NOP	Nop $\rightarrow$ Enter idle after $t_{RP}$
	L	Н	Н	L	X	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL <sup>(Note 9)</sup>
	L	L	Н	Η	BA/RA	ACT	ILLEGAL <sup>(Note 9)</sup>
		L	Η	L	BA, A10	PRE/PALL	Nop $\rightarrow$ Enter idle after $t_{RP}$
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Х	Χ	X	DESL	Nop $\rightarrow$ Enter idle after $t_{RCD}$
	L	Н	Н	Η	X	NOP	Nop $\rightarrow$ Enter idle after $t_{RCD}$
	L	Н	Н	L	X	BST	ILLEGAL
Deriv	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
Row Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9, 16)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

**Remark** H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

## 4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Ι	Χ	Χ	Χ	X	DESL	Nop $\rightarrow$ Enter row active after $t_{DPL}$		
	L	Н	Н	Ι	X	NOP	Nop $\rightarrow$ Enter row active after $t_{DPL}$		
	Ш	Η	Η	L	X	BST	Nop $\rightarrow$ Enter row active after $t_{DPL}$		
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP		
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)		
Recovering	L	L	Н	Η	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Ι	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Ι	Х	REF/SELF	ILLEGAL		
	L	L	L	┙	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop → Enter pre-charge after t <sub>DPL</sub>		
	Ш	Η	Η	Ι	X	NOP	Nop → Enter pre-charge after t <sub>DPL</sub>		
	L	Н	Η	L	X	BST	Nop → Enter pre-charge after t <sub>DPL</sub>		
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)		
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL		
	L	L	L	Ι	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Ι	Χ	Χ	Χ	X	DESL	Nop $\rightarrow$ Enter idle after $t_{RC}$		
	L	Н	Н	Χ	X	NOP/BST	Nop $\rightarrow$ Enter idle after $t_{RC}$		
Refreshing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
	L	L	Н	Χ	X	ACT/PRE/PALL	ILLEGAL		
	L	L	L	Χ	X	REF/SELF/MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Nop		
Mode	L	Н	Н	Н	X	NOP	Nop		
Register	L	Н	H L X BST			ILLEGAL			
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL		
	L	L	Χ	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL		

**Remark** H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

- Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.
- **Note 8:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- **Note 10:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- **Note 11:** Illegal if t<sub>RCD</sub> is not satisfied.
- **Note 12:** Illegal if t<sub>RAS</sub> is not satisfied.
- Note 13: Must satisfy burst interrupt condition.
- Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 15: Must mask preceding data which don't satisfy tDPL.
- Note 16: Illegal if t<sub>RRD</sub> is not satisfied.

#### 5. Command Truth Table for CKE

Current State	Cł n-1	KE n	/CS	/R	/C	/W	Addr.	Action
	Н	Х	Х	X	Х	Χ	Х	INVALID, CLK(n-1) would exit self refresh
	L	Η	Н	Χ	Χ	Χ	X	Self refresh recovery
Self Refresh	L	Η	L	Н	Н	Χ	Χ	Self refresh recovery
	L	Н	L	Н	L	Χ	X	ILLEGAL
	L	Н	L	L	Χ	Χ	X	ILLEGAL
	L	L	Χ	Χ	Χ	Χ	Χ	Maintain self refresh
	Н	Н	Н	Χ	Χ	Χ	Χ	Idle after t <sub>RC</sub>
	Н	Н	L	Н	Н	Χ	X	Idle after t <sub>RC</sub>
	Н	Н	L	Н	L	Χ	X	ILLEGAL
Self Refresh	Н	Η	L	L	Χ	Χ	Χ	ILLEGAL
Recovery	Н		Н	Χ	Χ	Χ	X	ILLEGAL
	Н		L	Ι	Η	Χ	X	ILLEGAL
	Н		L	Ι	L	Χ	X	ILLEGAL
	Н	L	L	L	Χ	Χ	Х	ILLEGAL
Davies Davie	Н	Х	Х	Χ	Х	Χ	Х	INVALID, CLK(n-1) would exit power down
Power Down	L	Н	Х	Χ	Х	Χ	Х	Exit power down → Idle
	L	L	Х	Χ	Χ	Χ	Х	Maintain power down mode
	Н	Н	Н	Χ	Χ	Χ		
	Н	Н	L	Н	Χ	Χ		Refer to operations in Operative Command Table
	Н	Ι	L	L	Н	Χ		Command rable
	Н	Ι	L	L	L	Ι	X	Refresh
	Н	Н	L	L	L	L	Op-Code	
Both Banks	Н	L	Н	Χ	Χ	Χ		Refer to operations in Operative
Idle	Н	L	L	Н	Χ	Χ		Command Table
	Н	L	L	L	Н	Χ		(1)
	Н	L	L	L	L	Н	Χ	Self refresh (Note 17)
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table
	L	Χ	Χ	Χ	Х	Χ	Χ	Power down (Note 17)
Row Active	Н	Х	Х	Х	Х	Χ	Х	Refer to operations in Operative Command Table
7.0117.01170	L	Х	Х	Х	Х	Х	Χ	Power down (Note 17)
	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table
Any State Other than Listed above	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle (Note 18)
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle
	L	L	Х	X	Х	Х	X	Maintain clock suspend

**Remark:** H = High level, L = Low level, X = High or Low level (Don't care)

Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state.

Notes 18: Must be legal command as defined in Operative Command Table

## Package Description

#### 54-ball TFBGA

Solder ball: Lead free (Sn-Ag-Cu)

