## General Description

The AAT1162 is an 800 kHz high efficiency step-down DC/DC converter. With a wide input voltage range of 4.0 V to 13.2 V , the AAT1162 is an ideal choice for dualcell Lithium-ion battery-powered devices and mid-pow-er-range regulated 12 V -powered industrial applications. The internal power switches are capable of delivering up to 1.5 A to the load.

The AAT1162 is a highly integrated device, simplifying system-level design. Minimum external components are required for the converter.

The AAT1162 optimizes efficiency throughout the entire load range. It operates in a combination PWM/Light Load mode for improved light-load efficiency. The high switching frequency allows the use of small external components. The low current shutdown feature disconnects the load from $\mathrm{V}_{\mathrm{IN}}$ and drops shutdown current to less than $1 \mu \mathrm{~A}$.

The AAT1162 is available in a Pb-free, space-saving, thermally-enhanced 16-pin TDFN34 packageand is rated over an operating temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- Input Voltage Range: 4.0 V to 13.2 V
- Up to 1.5A Load Current
- Fixed or Adjustable Output:
- Output Voltage: 0.6 V to $\mathrm{V}_{\text {IN }}$
- Low $115 \mu \mathrm{~A}$ No-Load Operating Current
- Less than $1 \mu \mathrm{~A}$ Shutdown Current
- Up to 96\% Efficiency
- Integrated Power Switches
- 800 kHz Switching Frequency
- Soft Start Function
- Short-Circuit and Over-Temperature Protection
- Minimum External Components
- TDFN34-16 Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Distributed Power Systems
- Industrial Applications
- Laptop Computers
- Portable DVD Players
- Portable Media Players
- Set-Top Boxes
- TFT LCD Monitors and HDTVs


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :---: |
| 1, 2, EP2 | LX | Power switching node. LX is the drain of the internal P-channel switch and N -channel synchronous rectifier. Connect the output inductor to the two LX pins and to EP2. A large exposed copper pad under the package should be used for EP2. |
| 3,12 | N/C | Not connected. |
| 4, 5 | IN | Power source input. Connect IN to the input power source. Bypass IN to DGND with a $22 \mu \mathrm{~F}$ or greater capacitor. Connect both IN pins together as close to the IC as possible. An additional 100 nF ceramic capacitor should also be connected between the two IN pins and DGND, pin 6 |
| $\begin{gathered} \text { 6, 13, } \\ 14, \mathrm{EP} 1 \end{gathered}$ | DGND | Exposed Pad 1 Digital Ground, DGND. The exposed thermal pad (EP1) should be connected to board ground plane and pins 6, 13, and 14. The ground plane should include a large exposed copper pad under the package for thermal dissipation (see package outline). |
| 7 | AIN | Internal analog bias input. AIN supplies internal power to the AAT1162. Connect AIN to the input source voltage and bypass to AGND with a $0.1 \mu \mathrm{~F}$ or greater capacitor. For additional noise rejection, connect to the input power source through a $10 \Omega$ or lower value resistor. |
| 8 | LDO | Internal LDO bypass node. The output voltage of the internal LDO is bypassed at LDO. The internal circuitry of the AAT1162 is powered from LDO. Do not draw external power from LDO. Bypass LDO to AGND with a $1 \mu \mathrm{~F}$ or greater capacitor. |
| 9 | FB | Output voltage feedback input. FB senses the output voltage for regulation control. For fixed output versions, connect FB to the output voltage. For adjustable versions, drive FB from the output voltage through a resistive voltage divider. The FB regulation threshold is 0.6 V . |
| 10 | COMP | Control compensation node. Connect a series RC network from COMP to AGND, $\mathrm{R}=51 \mathrm{k}$ and $\mathrm{C}=150 \mathrm{pF}$. |
| 11 | AGND | Analog signal ground. Connect AGND to PGND at a single point as close to the IC as possible. |
| 15 | EN | Active high enable input. Drive EN high to turn on the AAT1162; drive it low to turn it off. For automatic startup, connect EN to IN through a $4.7 \mathrm{k} \Omega$ resistor. EN must be biased high, biased low, or driven to a logic level by an external source. Do not let the EN pin float when the device is powered. |
| 16 | PGND | Power ground. Connect AGND to PGND at a single point as close to the IC as possible. |

## Pin Configuration

TDFN34-16
(Top View)


## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN},} \mathrm{V}_{\mathrm{AIN}}$ | Input Voltage | -0.3 to 14 | V |
| $\mathrm{~V}_{\mathrm{LX}}$ | LX to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{EN}}$ | FB to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{J}}$ | EN to GND Voltage | -0.3 to $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
|  | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information ${ }^{3}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $P_{D}$ | Maximum Power Dissipation ${ }^{4}$ | 2.7 | W |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance | 37 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## Electrical Characteristics ${ }^{1}$

$4.0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<13.2 \mathrm{~V} . \mathrm{C}_{\text {IN }}=\mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} ; \mathrm{L}=2.2$ or $3.8 \mu \mathrm{H}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


[^1]
## Typical Characteristics

Test circuit of Figure 2, unless otherwise specified.


## Typical Characteristics

Test circuit of Figure 2, unless otherwise specified.

Supply Current vs. Input Voltage
( $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ )


N -Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Temperature


Switching Frequency vs. Temperature


Switching Current vs. Temperature
$\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right)$



Start-up Time


## Typical Characteristics

Test circuit of Figure 2, unless otherwise specified.

Line Transient
( $\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V} ; \mathrm{C}_{\text {FF }}=100 \mathrm{pF} ; \mathrm{V}_{\text {IN }}=7.6 \mathrm{~V}$ to 11 V ;


Time ( $100 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

Load Transient $\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right.$; $\mathrm{C}_{\text {OUT }}=66 \mu \mathrm{~F}$; No $\mathrm{C}_{\text {FF }}$ )


Load Transient
( $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V} ; \mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF} ; \mathrm{C}_{\text {OUT }}=66 \mu \mathrm{~F}$ )


Time (50 $\mu \mathrm{s} / \mathrm{div}$ )

Load Transient
$\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\right.$; $\left.\mathrm{C}_{\text {FF }}=100 \mathrm{pF} ; \mathrm{C}_{\text {OUT }}=66 \mu \mathrm{~F}\right)$


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )


## Typical Characteristics

Test circuit of Figure 2, unless otherwise specified.

Load Transient


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

Load Transient
$\left(\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}\right.$; No $\mathrm{C}_{\text {FF }}$ )


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

## Functional Block Diagram



Note 1: For fixed output voltage versions, FB is connected to the error amplifier through the resistive voltage divider shown.

## Functional Description

The AAT1162 is a current-mode step-down DC/DC converter that operates over a wide 4 V to 13.2 V input voltage range and is capable of supplying up to 1.5 A to the load with the output voltage regulated as low as 0.6 V . Both the P-channel power switch and N -channel synchronous rectifier are internal, reducing the number of external components required. The output voltage is adjusted by an external resistor divider; fixed output voltage versions are available upon request. The regulation system is externally compensated, allowing the circuit to be optimized for each application. The AAT1162 includes cycle-by-cycle current limiting, frequency fold-
back for improved short-circuit performance, and thermal overload protection to prevent damage in the event of an external fault condition.

## Control Loop

The AAT1162 regulates the output voltage using constant frequency current mode control. The AAT1162 monitors current through the high-side P-channel MOSFET and uses that signal to regulate the output voltage. This provides improved transient response and eases compensation. Internal slope compensation is included to ensure the current "inside loop" stability.

High efficiency is maintained under light load conditions by automatically switching to variable frequency Light Load control. In this condition, transition losses are reduced by operating at a lower frequency at light loads.

## Short-Circuit Protection

The AAT1162 uses a cycle-by-cycle current limit to protect itself and the load from an external fault condition. When the inductor current reaches the internally set 3.0A current limit, the P-channel MOSFET switch turns off and the N -channel synchronous rectifier is turned on, limiting the inductor and the load current.
During an overload condition, when the output voltage drops below $50 \%$ of the regulation voltage ( 0.3 V at FB), the AAT1162 switching frequency drops by a factor of 4 . This gives the inductor current ample time to reset during the off time to prevent the inductor current from rising uncontrolled in a short-circuit condition.

## Thermal Protection

The AAT1162 includes thermal protection that disables the regulator when the die temperature reaches $140^{\circ} \mathrm{C}$. It automatically restarts when the temperature decreases by $25^{\circ} \mathrm{C}$ or more.

## Applications Information

## Setting the Output Voltage

Figure 1 shows the basic application circuit for the AAT1162 and output setting resistors. Resistors R1 and R2 program the output to regulate at a voltage higher than 0.6 V . To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R2 is $5.9 \mathrm{k} \Omega$. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 1 summarizes the resistor values for various output voltages with R2 set to either $5.9 \mathrm{k} \Omega$ for good noise immunity or $59 \mathrm{k} \Omega$ for reduced no load input current.


Figure 1: Typical Application Circuit.
The adjustable feedback resistors, combined with an external feed forward capacitor (C1 in Figure 1), deliver enhanced transient response for extreme pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C3 for stability. Larger C1 values reduce overshoot and undershoot during startup and load changes. However, do not exceed 470 pF to maintain stable operation.

The external resistors set the output voltage according to the following equation:

$$
\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

or

$$
\mathrm{R} 1=\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{REF}}}-1\right) \cdot \mathrm{R} 2
$$

Table 1 shows the resistor selection for different output voltage settings.

| $\mathrm{V}_{\text {out }}(\mathrm{V})$ | $\begin{gathered} \mathrm{R} 2=5.9(\mathrm{k} \Omega) \\ \mathrm{R} 1(\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} R 2=59(k \Omega) \\ R 1(k \Omega) \end{gathered}$ |
| :---: | :---: | :---: |
| 0.8 | 1.96 | 19.6 |
| 0.9 | 2.94 | 29.4 |
| 1.0 | 3.92 | 39.2 |
| 1.1 | 4.99 | 49.9 |
| 1.2 | 5.90 | 59.0 |
| 1.3 | 6.81 | 68.1 |
| 1.4 | 7.87 | 78.7 |
| 1.5 | 8.87 | 88.7 |
| 1.8 | 11.8 | 118 |
| 1.85 | 12.4 | 124 |
| 2.0 | 13.7 | 137 |
| 2.5 | 18.7 | 187 |
| 3.3 | 26.7 | 267 |
| 5.0 | 43.2 | 432 |

Table 1: Resistor Selection for Different Output Voltage Settings. Standard 1\% Resistors are Substituted for Calculated Values.

## Inductor Selection

For most designs, the AAT1162 operates with inductors of $2 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Low inductance values are physically smaller, but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$
\mathrm{L} 1=\frac{\mathrm{V}_{\text {OUT }}}{3.3} \cdot 3.8 \mu \mathrm{H}
$$

Where $\Delta \mathrm{I}_{\mathrm{L}}$ is inductor ripple current. Large value inductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately $32 \%$ of the maximum load current 1.5 A , or $\Delta \mathrm{I}_{\mathrm{L}}=480 \mathrm{~mA}$. For output voltages above 3.3 V , the minimum recommended inductor is $3.8 \mu \mathrm{H}$. For 3.3 V and below, use a 2 to $3.8 \mu \mathrm{H}$ inductor. For optimum voltagepositioning load transients, choose an inductor with DC series resistance in the $15 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ range. For higher efficiency at heavy loads (above 1 A ), or minimal load regulation (but some transient overshoot), the resistance should be kept below $18 \mathrm{~m} \Omega$. The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation (1.5A +280 mA ). Table 2 lists some typical surface mount inductors that meet target applications for the AAT1162.
Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. For example, the $4.7 \mu \mathrm{H}$ WE-TPC series inductor selected from Wurth has an $38 \mathrm{~m} \Omega$ DCR and a 2.4ADC current rating. At full load, the inductor DC loss is 85 mW which gives only a $1.1 \%$ loss in efficiency for a $1.5 \mathrm{~A}, 5 \mathrm{~V}$ output.

## Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency shall be less than the input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A $10 \mu \mathrm{~F}$ ceramic capacitor is sufficient for most applications.

| Manufacturer | Part Number | L( $\boldsymbol{\mu H}$ ) | Max DCR <br> $(\mathbf{m Q} \boldsymbol{)}$ | Rated DC <br> Current (A) | Size WxLxH <br> $(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH103RNP-2R2N | 2.2 | 16.9 | 5.10 | $10.3 \times 10.5 \times 3.1$ |
| Sumida | CDR7D43MNNP-3R7NC | 3.7 | 18.9 | 4.3 | $7.6 \times 7.6 \times 4.5$ |
| Coilcraft | MSS1038-382NL | 3.8 | 13 | 4.25 | $10.2 \times 7.7 \times 3.8$ |
| Cooper Bussman | DR73-4R7-R | 4.7 | 29.7 | 3.09 | $6.0 \times 7.6 \times 3.55$ |
| Wurth | 7440530047 | 4.7 | 38 | 2.40 | $5.8 \times 5.8 \times 2.8$ |

Table 2: Typical Surface Mount Inductors.

To estimate the required input capacitor size, determine the acceptable input ripple level ( $\mathrm{V}_{\mathrm{pp}}$ ) and solve for C . The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\mathrm{IN}}$ is double the output voltage.

$$
\begin{gathered}
C_{\text {IN }}=\frac{\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot F_{\text {OSC }}} \\
\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {IN }}}\right)=\frac{1}{4} \text { for } V_{\text {IN }}=2 \cdot V_{0} \\
C_{\text {IN(MIN }}=\frac{1}{\left(\frac{V_{\text {PP }}}{I_{O}}-E S R\right) \cdot 4 \cdot F_{\text {OSC }}}
\end{gathered}
$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}, 16 \mathrm{~V}$, X5R ceramic capacitor with 12 V DC applied is actually about $8.5 \mu \mathrm{~F}$.
The maximum input capacitor RMS current is:

$$
I_{\mathrm{RMS}}=I_{\mathrm{O}} \cdot \sqrt{\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current:

$$
\begin{aligned}
& \quad \sqrt{\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{I N}}\right)}=\sqrt{D \cdot(1-D)}=\sqrt{0.5^{2}}=\frac{1}{2} \\
& \text { for } V_{I N}=2 \cdot V_{0}
\end{aligned}
$$

$$
I_{\text {RMS(MAX) }}=\frac{I_{0}}{2}
$$

The term $\frac{V_{0}}{V_{m}}\left(1-\frac{V_{0}}{V_{m}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is at maximum when $\mathrm{V}_{0}$ is twice $\mathrm{V}_{\mathrm{IN}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle. The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1162. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple. The proper placement of the input capacitor (C6) can be seen in the evaluation board layout in Figure 3. Additional noise filtering for proper operation is accomplished by adding a small $0.1 \mu \mathrm{~F}$ capacitor on the IN pins (C2).
A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result. Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem. In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

SwitchReg ${ }^{\text {TM }}$

## Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current. The output ripple $\mathrm{V}_{\text {out }}$ is determined by:

$$
\Delta \mathrm{V}_{\text {OUT }} \leq \frac{\mathrm{V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \cdot \mathrm{F}_{\text {OSC }} \cdot \mathrm{L}} \cdot\left(\mathrm{ESR}+\frac{1}{8 \cdot \mathrm{~F}_{\text {OSC }} \cdot \mathrm{C}_{\text {OUT }}}\right)
$$

The output capacitor limits the output ripple and provides holdup during large load transitions. A $10 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple. The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{\text {OSC }}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients. The internal voltage loop compensation also limits the minimum output capacitor value to $22 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$
\mathrm{I}_{\text {RMS(MAX) })}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\mathrm{~V}_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {INMAX }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{~F}_{\text {OSC }} \cdot \mathrm{V}_{\text {IN(MAX })}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

## Compensation

The AAT1162 step-down converter uses peak current mode control with slope compensation scheme to maintain stability with lower value inductors for duty cycles greater than $50 \%$. The regulation feedback loop in the IC is stabilized by the components connected to the COMP pin, as shown in Figure 1.
To optimize the compensation components, the following equations can be used. The compensation resistor $\mathrm{R}_{\text {comp }}$ (R5) is calculated using the following equation:

$$
R_{\text {COMP }}(R 5)=\frac{2 \pi V_{\text {OUT }} \cdot C_{\text {OUT }} \cdot F_{\text {OSC }}}{10 G_{\text {EA }} \cdot G_{\text {COMP }} \cdot V_{\text {FB }}}
$$

Where $\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}, \mathrm{G}_{\mathrm{COMP}}=40.1734$ and $\mathrm{G}_{\mathrm{EA}}=9.091$. $10^{-5}$.
$\mathrm{F}_{\text {osc }}$ is the switching frequency and $\mathrm{C}_{\text {out }}$ is based on the output capacitor calculation. The $\mathrm{C}_{\text {comp }}$ value can be determined from the following equation:

$$
\mathrm{C}_{\text {СомP }}(\mathrm{C} 7)=\frac{4}{2 \pi \mathrm{R}_{\text {СомP }}(\mathrm{R} 5) \cdot\left(\frac{\mathrm{F}_{\text {osc }}}{10}\right)}
$$

The feed forward capacitor CFF (C1) provides faster transient response for pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C1 for stability. Larger C1 values reduce overshoot and undershoot during startup and line/load changes. The CFF value can be from 100pF to 470 pF , but do not exceed 470 pF to maintain stable operation.

## SwitchReg ${ }^{\text {TM }}$

## Layout Guidance

Figure 2 is the schematic for the evaluation board. When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the AAT1162:

1. Exposed pad EP1 must be reliably soldered to PGND/ DGND/AGND. The exposed thermal pad should be connected to board ground plane and pins 6, 11, 13, 14 and 16 . The ground plane should include a large exposed copper pad under the package for thermal dissipation.
2. The power traces, including GND traces, the LX traces and the VIN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the LX pins should be as short as possible. Use several via pads when routing between layers.
3. Exposed pad pin EP2 must be reliably soldered to the LX pins 1 and 2. The exposed thermal pad should be connected to the board LX connection and the inductor L1 and also pins 1 and 2. The LX plane should include a large exposed copper pad under the package for thermal dissipation.

## I2V, I.5A Step-Down DC/DC Converter

4. The input capacitors (C9 and C1) should be connected as close as possible to IN (Pins 4 and 5) and DGND (Pin 6) to get good power filtering.
5. Keep the switching node LX away from the sensitive FB node.
6. The feedback trace for the FB pin should be separate from any power trace and connected as closely as possible to the load point. Sensing along a highcurrent load trace will degrade DC load regulation. The feedback resistors should be placed as close as possible to the FB pin ( $\operatorname{Pin} 9$ ) to minimize the length of the high impedance feedback trace.
7. The output capacitors C3, 4, and 5 and L1 should be connected as close as possible and there should not be any signal lines under the inductor.
8. The resistance of the trace from the load return to the PGND (Pin 16) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.


Figure 2: AAT1162 Evaluation Board Schematic.


Figure 3: AAT1162 Evaluation Board Component Side Layout.


Figure 4: AAT1162 Evaluation Board Solder Side Layout.

## Design Example

## Specifications

$\mathrm{V}_{\text {OUt }} \quad 5 \mathrm{~V}$ @ 1.5 A , Pulsed Load $\Delta \mathrm{I}_{\text {LOAD }}=1.5 \mathrm{~A}$
$\mathrm{V}_{\mathrm{IN}} \quad 12 \mathrm{~V}$ nominal
$\mathrm{F}_{\text {osc }} \quad 800 \mathrm{kHz}$
$\mathrm{T}_{\text {AMB }} \quad 85^{\circ} \mathrm{C}$ in TDFN34-16 Package

## Output Inductor

$\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }}}{3.3} \cdot 3.8 \mu \mathrm{H}=5.75 \mu \mathrm{H}$; use $4.7 \mu \mathrm{H}$ (see Table 2)
$\Delta \mathrm{I}_{\mathrm{L}}=0.32 \cdot \mathrm{I}_{\text {LOAD }}=480 \mathrm{~mA}$
For Cooper Bussman inductor DR73-4R7-R $4.7 \mu \mathrm{H}$ DCR $=29.7 \mathrm{~mW}$ max.

$$
\Delta \mathrm{I}_{1}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{L} \cdot \mathrm{~F}_{\mathrm{OSC}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O} 1}}{\mathrm{~V}_{\mathrm{IN}}}\right)=\frac{5 \mathrm{~V}}{4.7 \mu \mathrm{H} \cdot 800 \mathrm{kHz}} \cdot\left(1-\frac{5 \mathrm{~V}}{12 \mathrm{~V}}\right)=480 \mathrm{~mA}
$$

$I_{\text {PK } 1}=I_{\text {LOAD }}+\frac{\Delta \mathrm{I}_{1}}{2}=1.5 \mathrm{~A}+0.480 \mathrm{~A}=1.98 \mathrm{~A}$
$P_{\mathrm{L} 1}=\mathrm{I}_{\mathrm{LOAD}}{ }^{2} \cdot \mathrm{DCR}=3 \mathrm{~A}^{2} \cdot 13 \mathrm{~m} \Omega=117 \mathrm{~mW}$

## Output Capacitor

$\mathrm{V}_{\text {DROOP }}=0.2 \mathrm{~V}$
$C_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\text {OSC }}}=\frac{3 \cdot 1.5 \mathrm{~A}}{0.2 \mathrm{~V} \cdot 800 \mathrm{kHz}}=28 \mu \mathrm{~F}$; use $22 \mu \mathrm{~F}$
$\mathrm{I}_{\text {RMS(MAX })}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\mathrm{OUT}}\right) \cdot\left(\mathrm{V}_{\text {IN(MAX })}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{F}_{\text {OSC }} \cdot \mathrm{V}_{\text {IN(MAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{5 \mathrm{~V} \cdot(12 \mathrm{~V}-5 \mathrm{~V})}{4.7 \mu \mathrm{H} \cdot 800 \mathrm{kHz} \cdot 12 \mathrm{~V}}=139 \mathrm{mArms}$
$P_{\text {esr }}=e s r \cdot I_{\text {RMs }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(277 \mathrm{~mA})^{2}=384 \mu \mathrm{~W}$

## Input Capacitor

Input Ripple $\mathrm{V}_{\mathrm{PP}}=50 \mathrm{mV}$
$\mathrm{C}_{\text {IN }}=\frac{1}{\left(\frac{\mathrm{~V}_{\text {PP }}}{I_{\text {LOAD }}}-E S R\right) \cdot 4 \cdot \mathrm{~F}_{\text {OSC }}}=\frac{1}{\left(\frac{50 \mathrm{mV}}{1.5 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 800 \mathrm{kHz}}=11 \mu \mathrm{~F}$; use $10 \mu \mathrm{~F}$
$I_{\text {RMS(MAX) }}=\frac{I_{\text {LOAD }}}{2}=0.75 \mathrm{Arms}$
$P=e s r \cdot I_{R M s}{ }^{2}=5 \mathrm{~m} \Omega \cdot(0.75 \mathrm{~A})^{2}=2.81 \mathrm{~mW}$

## AAT1162 Losses

Total losses can be estimated by calculating the dropout ( $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}$ ) losses where the power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ will be at the maximum value. All values assume an $85^{\circ} \mathrm{C}$ ambient temperature and a $140^{\circ} \mathrm{C}$ junction temperature with the TDFN $37^{\circ} \mathrm{C} / \mathrm{W}$ package.
$P_{\text {LOSS }}=I_{\text {LOAD }}{ }^{2} \cdot R_{\text {DS(ON)H }}=1.5 \mathrm{~A}^{2} \cdot 0.158 \Omega=0.355 \mathrm{~W}$
$\mathrm{T}_{\mathrm{J}(\text { MAX })}=\mathrm{T}_{\mathrm{AMB}}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\text {LOSS }}=85^{\circ} \mathrm{C}+\left(37^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 355 \mathrm{~mW}=96.6^{\circ} \mathrm{C}$
The total losses are also investigated at the nominal input voltage (12V). The simplified version of the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ losses assumes that the N -channel and P -channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ are equal.

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\mathrm{I}_{\text {LOAD }}^{2} \cdot \mathrm{R}_{\mathrm{DS}(O N)}+\left[\left(\mathrm{t}_{\mathrm{sW}} \cdot \mathrm{~F}_{\mathrm{OSC}} \cdot \mathrm{I}_{\text {LOAD }}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}}\right] \\
& =1.5 \mathrm{~A}^{2} \cdot 100 \mathrm{~m} \Omega+[(5 \mathrm{~ns} \cdot 800 \mathrm{kHz} \cdot 1.5 \mathrm{~A}+150 \mu \mathrm{~A}) \cdot 12 \mathrm{~V}]=299 \mathrm{~mW} \\
\mathrm{~T}_{\mathrm{J}(\mathrm{MAX})} & =\mathrm{T}_{\mathrm{AMB}}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\mathrm{LOSS}}=85^{\circ} \mathrm{C}+\left(37^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 299 \mathrm{~mW}=96^{\circ} \mathrm{C}
\end{aligned}
$$

## Ordering Information

| Package | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2}$ |
| :---: | :---: | :---: |
| TDFN34-16 | YYXYY | AAT1162IRN-0.6-T1 |



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

## Package Information

## TDFN34-16




Side View

All dimensions in millimeters.

1. $X Y Y=$ assembly and date code.
2. Sample stock is generally held on part numbers listed in BOLD.

Advanced Analogic Technologies, Inc.
© Advanced Analogic Technologies, Inc




 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    2. Based on long-term current density limitation.
    3. Mounted on an FR4 board
    4. Derate $2.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$

[^1]:     tion with statistical process controls.

