



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

# H8/3024 Group, H8/3024F-ZTAT™,

# H8/3026F-ZTAT™

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

H8/3024	HD6433024F,
	HD6433024TE,
	HD6433024FP
H8/3026	HD6433026F,
	HD6433026TE,
	HD6433026FP
H8/3024F	HD64F3024F,
	HD64F3024TE,
	HD64F3024FP
H8/3026F	HD64F3026F,
	HD64F3026TE,
	HD64F3026FP



 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



# Preface

The H8/3024 Group is a high-performance single-chip microcomputer that integrates peripheral functions necessary for system configuration with an H8/300H CPU featuring a 32-bit internal architecture as its core.

The on-chip peripheral functions include ROM, RAM, 16-bit timers, 8-bit timers, a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication interface (SCI), a D/A converter, an A/D converter, and I/O ports, providing an ideal configuration as a microcomputer for embedding in sophisticated control systems. Flash memory (F-ZTAT<sup>TM\*</sup>) and mask ROM are available as on-chip ROM, enabling users to respond quickly and flexibly to changing application specifications and the demands of the transition from initial to full-fledged volume production.

Note: \* F-ZTAT is a trademark of Renesas Technology Corp.

Intended Readership: This manual is intended for users undertaking the design of an application system using the H8/3024 Group. Readers using this manual require a basic knowledge of electrical circuits, logic circuits, and microcomputers.

Purpose: The purpose of this manual is to give users an understanding of the hardware functions and electrical characteristics of the H8/3024 Group. Details of execution instructions can be found in the H8/300H Series Programming Manual, which should be read in conjunction with the present manual.

Using this Manual:

- For an overall understanding of the H8/3024 Group's functions Follow the Table of Contents. This manual is broadly divided into sections on the CPU, system control functions, peripheral functions, and electrical characteristics.
- For a detailed understanding of CPU functions Refer to the separate publication H8/300H Series Programming Manual. Note on bit notation: Bits are shown in high-to-low order from left to right.
- For a detailed understanding of a register when its name is known The addresses, bits, and initial values of the registers are summarized in appendix B, Internal I/O Registers.

Related Material: The latest information is available at our Web Site. Please make sure that you have the most up-to-date information available. (http://www.renesas.com/eng/)

Rev. 2.00 Sep 20, 2005 page iii of xxxviii

# Renesas

User's Manuals on the H8/3024:

Manual Title	Document No.
H8/3024 Hardware Manual	This manual
H8/300H Series Programming Manual	ADE-602-053

Users manuals for development tools:

Manual Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058-0100H
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-037
High-Performance Embedded Workshop User's Manual	ADE-702-201
H8S, H8/300 Series High-Performance Embedded Workshop, High-Performance Debugging Interface User's Manual	ADE-702-231

Application Note:

Manual Title	Document No.
H8/300H for CPU Application Note	ADE-502-033
H8/300H On-Chip Supporting Modules Application Note	REJ05B0522-0300
H8/300H Technical Q&A	REJ05B0521-0200

Rev. 2.00 Sep 20, 2005 page iv of xxxviii




# Comparison of H8/3024 Group Product Specifications

There are four members of the H8/3024 Group: the H8/3024F-ZTAT and H8/3026F-ZTAT (all with on-chip flash memory), and the H8/3024 mask ROM version and H8/3026 mask ROM version.

The specifications of these products are compared below.

	H8/3024F-ZTAT	H8/3026F-ZTAT	H8/3024 Mask ROM Version	H8/3026 Mask ROM Version
Product specifications	On-chip single-power	-supply flash memory	Mask RO	M version
Product code	HD64F3024	HD64F3026	HD6433024	HD6433026
Pin arrange- ment	Se	e figures 1.2 and 1.3, Pi	n Arrangement, in sectio	n 1
RAM size	4 kbytes	8 kbytes	4 kbytes	8 kbytes
ROM size	128 kbytes	256 kbytes	128 kbytes	256 kbytes
Address output functions	Address update mode 1 or 2 selectable See 6.3.5, Address Output Method, in section 6			
Flash memory	See section 18, Flash Memory	See section 17, Flash Memory	_	_
Electrical characteristics (operating frequency)		See section 21, Elec	trical Characteristics	
	2 to 25 MHz			
Registers	See table B.1, C	•	Broup Internal I/O Registe endix B	er Specifications,
	See appendix B.2, Address List	See appendix B.1, Address List	See appendix B.2, Address List	See appendix B.1, Address List

### Renesas






# Main Revisions for This Edition

Page	Revision (See Manual for Details)
_	All references to Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names changed to Renesas Technology Corp.
	Designation for categories changed from "series" to "group"
203, 204	Description amended
,	PB <sub>3</sub> /TP <sub>11</sub> /TMIO <sub>3</sub> /CS <sub>4</sub>
	Bits OIS3/2 and OS1/0 in 8TCSR3, bit CS4E in CSCR, bit NDER11 in NDERB, and bit PB <sub>3</sub> DDR select the pin function as follows.
	PB <sub>1</sub> /TP <sub>9</sub> /TMIO <sub>1</sub> /CS <sub>6</sub>
	Bits OIS3/2 and OS1/0 in 8TCSR1, <b>bit</b> CS6E in CSCR, bit NDER9 in NDERB, and bit PB <sub>1</sub> DDR select the pin function as follows.
205, 206	PB <sub>3</sub> /TP <sub>11</sub> /TMIO <sub>3</sub>
	Bits OIS3/2 and OS1/0 in 8TCSR3, <b>bit</b> NDER11 in NDERB, and bit PB <sub>3</sub> DDR select the pin function as follows.
	PB <sub>1</sub> /TP <sub>9</sub> /TMIO <sub>1</sub>
	Bits OIS3/2 and OS1/0 in 8TCSR1, <b>bit</b> NDER9 in NDERB, and bit PB $_1$ DDR select the pin function as follows.
548	Description amended
	After the transfer is completed, control branches to the start address (H'FFF520) of the programming control program area and the programming control program execution state is entered (flash memory programming/erasing can be performed).
629, 630	Table amended and note added
	Item Symbol Min Typ Max Unit Notes
	Programming time <sup>+1+2+4</sup> t <sub>P</sub> — 10 200 ms/ 128 bytes
	Erase time \$^1 \$^3 \$^5 te - 100 1200 ms/block
	Reprogramming count         N <sub>WEC</sub> 100 <sup>±6</sup> 10,00 <sup>±7</sup> —         Times           Data retention period         t <sub>DRP</sub> 10 <sup>±8</sup> —         —         Years
	<ul> <li>Notes: 6. Minimum number of times at which all characteristics are guaranteed after reprogramming. (Reprogramming count from 1 to minimum value is guaranteed.)</li> <li>7. Reference characteristics at 25°C. (This is an indication that reprogramming operations can normally be performed up to this figure.)</li> <li>8. Data retention characteristics when reprogramming is performed correctly within the specification values, including the minimum data retention period.</li> </ul>
	 203, 204 205, 206 548

Rev. 2.00 Sep 20, 2005 page vii of xxxviii





# Contents

Secti	on 1	Overview	1	
1.1	Overvi	ew	1	
1.2	Block Diagram			
1.3	scription	7		
	1.3.1	Pin Arrangement	7	
	1.3.2	Pin Functions	10	
	1.3.3	Pin Assignments in Each Mode	15	
1.4	Caution	n on Crystal Resonator Connection	18	
Secti	on 2	CPU	19	
2.1		ew	19	
	2.1.1	Features	19	
	2.1.2	Differences from H8/300 CPU	20	
2.2	CPU O	perating Modes	20	
2.3		s Space	21	
2.4		er Configuration	22	
	2.4.1	Overview	22	
	2.4.2	General Registers	23	
	2.4.3	Control Registers	24	
	2.4.4	Initial CPU Register Values	25	
2.5	Data Fe	ormats	26	
	2.5.1	General Register Data Formats	26	
	2.5.2	Memory Data Formats	27	
2.6	Instruc	tion Set	29	
	2.6.1	Instruction Set Overview	29	
	2.6.2	Instructions and Addressing Modes	30	
	2.6.3	Tables of Instructions Classified by Function	31	
	2.6.4	Basic Instruction Formats	40	
	2.6.5	Notes on Use of Bit Manipulation Instructions	41	
2.7	Addres	sing Modes and Effective Address Calculation	43	
	2.7.1	Addressing Modes	43	
	2.7.2	Effective Address Calculation	45	
2.8	Process	sing States	49	
	2.8.1	Overview	49	
	2.8.2	Program Execution State	49	
	2.8.3	Exception-Handling State	50	
	2.8.4	Exception Handling Operation	51	
	2.8.5	Bus-Released State	52	
		Rev. 2.00 Sep 20, 2005 page ix of xx	xviii	

 53 53 53 54
 53
 54
 55
 56
 57
 57
 57
 58
 59
 60
 62
 62
 62
 63
 64
 65
 65
 65
 71
 71
 71
 71
 72
 74
 74
 74
 77
 77
77 78

Secti	on 5	Interrupt Controller	83
5.1	Overv	/iew	83
	5.1.1	Features	83
	5.1.2	Block Diagram	84
	5.1.3	Pin Configuration	85
	5.1.4	Register Configuration	85
5.2	Regis	ter Descriptions	85
	5.2.1	System Control Register (SYSCR)	85
	5.2.2	Interrupt Priority Registers A and B (IPRA, IPRB)	86
	5.2.3	IRQ Status Register (ISR)	92
	5.2.4	IRQ Enable Register (IER)	93
	5.2.5	IRQ Sense Control Register (ISCR)	94
5.3	Interr	upt Sources	95
	5.3.1	External Interrupts	95
	5.3.2	Internal Interrupts	96
	5.3.3	Interrupt Exception Handling Vector Table	96
5.4	Interr	upt Operation	100
	5.4.1	Interrupt Handling Process	100
	5.4.2	Interrupt Exception Handling Sequence	105
	5.4.3	Interrupt Response Time	106
5.5	Usage	e Notes	107
	5.5.1	Contention between Interrupt and Interrupt-Disabling Instruction	
	5.5.2	Instructions that Inhibit Interrupts	108
	5.5.3	Interrupts during EEPMOV Instruction Execution	108
Secti	on 6	Bus Controller	109
6.1	Overv	view	109
	6.1.1	Features	109
	6.1.2	Block Diagram	110
	6.1.3	Pin Configuration	111
	6.1.4	Register Configuration	112
6.2	Regis	ter Descriptions	
	6.2.1	Bus Width Control Register (ABWCR)	112
	6.2.2	Access State Control Register (ASTCR)	113
	6.2.3	Wait Control Registers H and L (WCRH, WCRL)	114
	6.2.4	Bus Release Control Register (BRCR)	
	6.2.5	Bus Control Register (BCR)	120
	6.2.6	Chip Select Control Register (CSCR)	
	6.2.7	Address Control Register (ADRCR)	
6.3	Opera	tion	
	6.3.1	Area Division	124

Rev. 2.00 Sep 20, 2005 page xi of xxxviii

	6.3.2	Bus Specifications	127
	6.3.3	Memory Interfaces	128
	6.3.4	Chip Select Signals	129
	6.3.5	Address Output Method	130
6.4	Basic E	Bus Interface	131
	6.4.1	Overview	131
	6.4.2	Data Size and Data Alignment	131
	6.4.3	Valid Strobes	132
	6.4.4	Memory Areas	133
	6.4.5	Basic Bus Control Signal Timing	134
	6.4.6	Wait Control	141
6.5	Idle Cy	cle	143
	6.5.1	Operation	143
	6.5.2	Pin States in Idle Cycle	146
6.6	Bus Ar	biter	146
	6.6.1	Operation	147
6.7	Registe	r and Pin Input Timing	149
	6.7.1	Register Write Timing	149
	6.7.2	BREQ Pin Input Timing	150
Secti	on 7	I/O Ports	151
7.1	Overvie	2W	151
7.2	Port 1		155
	7.2.1	Overview	155
	7.2.2	Register Descriptions	156
7.3	Port 2		158
	7.3.1	Overview	158
	7.3.2	Register Descriptions	159
7.4	Port 3		162
	7.4.1	Overview	162
	7.4.2	Register Descriptions	162
7.5		Register Descriptions	
7.5		•	164
7.5	Port 4		164 164
7.5 7.6	Port 4 7.5.1	Overview	164 164 165
	Port 4 7.5.1 7.5.2	Overview Register Descriptions	164 164 165 167
	Port 4 7.5.1 7.5.2 Port 5	Overview Register Descriptions	164 164 165 167 167
	Port 4 7.5.1 7.5.2 Port 5 7.6.1 7.6.2	Overview Register Descriptions Overview Register Descriptions	164 165 167 167 168 171
7.6	Port 4 7.5.1 7.5.2 Port 5 7.6.1 7.6.2	Overview Register Descriptions Overview Register Descriptions	164 165 167 167 168 171
7.6	Port 4 7.5.1 7.5.2 Port 5 7.6.1 7.6.2 Port 6	Overview Register Descriptions Overview Register Descriptions	164 165 167 167 168 171 171

Rev. 2.00 Sep 20, 2005 page xii of xxxviii

	7.8.1	Overview	175
	7.8.2	Register Description	176
7.9	Port 8		176
	7.9.1	Overview	176
	7.9.2	Register Descriptions	177
7.10	Port 9		182
	7.10.1	Overview	182
	7.10.2	Register Descriptions	183
7.11	Port A.		187
	7.11.1	Overview	187
	7.11.2	Register Descriptions	189
7.12	Port B.		199
	7.12.1	Overview	199
	7.12.2	Register Descriptions	201
~ .			
Secti		16-Bit Timer	
8.1		ew	
	8.1.1	Features	
	8.1.2	Block Diagrams	
	8.1.3	Pin Configuration	
	8.1.4	Register Configuration	
8.2	0	r Descriptions	214
	8.2.1	Timer Start Register (TSTR)	214
	8.2.2	Timer Synchro Register (TSNC)	215
	8.2.3	Timer Mode Register (TMDR)	217
	8.2.4	Timer Interrupt Status Register A (TISRA)	219
	8.2.5	Timer Interrupt Status Register B (TISRB)	222
	8.2.6	Timer Interrupt Status Register C (TISRC)	225
	8.2.7	Timer Counters (16TCNT)	227
	8.2.8	General Registers (GRA, GRB)	228
	8.2.9	Timer Control Registers (16TCR)	229
	8.2.10	Timer I/O Control Register (TIOR)	231
	8.2.11	Timer Output Level Setting Register C (TOLR)	233
8.3	CPU In	terface	235
	8.3.1	16-Bit Accessible Registers	235
	8.3.2	8-Bit Accessible Registers	237
8.4	Operati	on	238
	8.4.1	Overview	238
	8.4.2	Basic Functions	239
	8.4.3	Synchronization	246
	8.4.4	PWM Mode	248

Rev. 2.00 Sep 20, 2005 page xiii of xxxviii

	8.4.5	Phase Counting Mode	252
	8.4.6	16-Bit Timer Output Timing	254
8.5	Interrup	pts	255
	8.5.1	Setting of Status Flags	255
	8.5.2	Timing of Clearing of Status Flags	257
	8.5.3	Interrupt Sources	258
8.6	Usage l	Notes	259
Secti	on 9 8	8-Bit Timers	271
9.1	Overvie	ew	271
	9.1.1	Features	271
	9.1.2	Block Diagram	273
	9.1.3	Pin Configuration	274
	9.1.4	Register Configuration	275
9.2	Registe	r Descriptions	276
	9.2.1	Timer Counters (8TCNT)	276
	9.2.2	Time Constant Registers A (TCORA)	277
	9.2.3	Time Constant Registers B (TCORB)	278
	9.2.4	Timer Control Register (8TCR)	279
	9.2.5	Timer Control/Status Registers (8TCSR)	282
9.3	CPU In	terface	287
	9.3.1	8-Bit Registers	287
9.4	Operati	on	289
	9.4.1	8TCNT Count Timing	289
	9.4.2	Compare Match Timing	290
	9.4.3	Input Capture Signal Timing	291
	9.4.4	Timing of Status Flag Setting	292
	9.4.5	Operation with Cascaded Connection	294
	9.4.6	Input Capture Setting	296
9.5	Interrup	ot	298
	9.5.1	Interrupt Sources	298
	9.5.2	A/D Converter Activation	299
9.6	8-Bit T	imer Application Example	299
9.7	Usage I	Notes	300
	9.7.1	Contention between 8TCNT Write and Clear	300
	9.7.2	Contention between 8TCNT Write and Increment	301
	9.7.3	Contention between TCOR Write and Compare Match	302
	9.7.4	Contention between TCOR Read and Input Capture	303
	9.7.5	Contention between Counter Clearing by Input Capture and Counter Increment	304
	9.7.6	Contention between TCOR Write and Input Capture	305

	9.7.7	Contention between 8TCNT Byte Write and Increment in 16-Bit Count Mode	
		(Cascaded Connection)	306
	9.7.8	Contention between Compare Matches A and B	307
	9.7.9	8TCNT Operation and Internal Clock Source Switchover	307
Secti	on 10	Programmable Timing Pattern Controller (TPC)	311
10.1	Overvie	ew	311
	10.1.1	Features	311
	10.1.2	Block Diagram	312
	10.1.3	Pin Configuration	313
	10.1.4	Register Configuration	314
10.2	Registe	r Descriptions	315
	10.2.1	Port A Data Direction Register (PADDR)	315
	10.2.2	Port A Data Register (PADR)	315
	10.2.3	Port B Data Direction Register (PBDDR)	316
	10.2.4	Port B Data Register (PBDR)	316
	10.2.5	Next Data Register A (NDRA)	317
		Next Data Register B (NDRB)	
		Next Data Enable Register A (NDERA)	
	10.2.8	Next Data Enable Register B (NDERB)	322
		TPC Output Control Register (TPCR)	
	10.2.10	TPC Output Mode Register (TPMR)	326
10.3		on	
	10.3.1	Overview	328
		Output Timing	
		Normal TPC Output	
		Non-Overlapping TPC Output	
		TPC Output Triggering by Input Capture	
10.4		Notes	
	-	Operation of TPC Output Pins	
		Note on Non-Overlapping Output	
Secti	on 11	Watchdog Timer	337
11.1	Overvie	ew	337
	11.1.1	Features	337
		Block Diagram	
		Pin Configuration	
		Register Configuration	
11.2		r Descriptions	
	11.2.1	Timer Counter (TCNT)	
		Timer Control/Status Register (TCSR)	
		δ 、 /	

Rev. 2.00 Sep 20, 2005 page xv of xxxviii

	11.2.3	Reset Control/Status Register (RSTCSR)	342
	11.2.4	Notes on Register Access	344
11.3	Operati	on	346
	11.3.1	Watchdog Timer Operation	346
	11.3.2	Interval Timer Operation	347
	11.3.3	Timing of Setting of Overflow Flag (OVF)	347
	11.3.4	Timing of Setting of Watchdog Timer Reset Bit (WRST)	348
11.4		ots	
11.5	Usage I	Notes	349
	e		
Secti	on 12	Serial Communication Interface	351
12.1	Overvie	ew	351
		Features	
	12.1.2	Block Diagram	353
		Pin Configuration	
		Register Configuration	
12.2		r Descriptions	
	-	Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
		Transmit Shift Register (TSR)	
		Transmit Data Register (TDR)	
		Serial Mode Register (SMR)	
		Serial Control Register (SCR)	
		Serial Status Register (SSR)	
		Bit Rate Register (BRR)	
12.3		on	
	-	Overview	
		Operation in Asynchronous Mode	
		Multiprocessor Communication	
		Synchronous Operation	
12.4		errupts	
12.5		Notes	
	-	Notes on Use of SCI	
Secti	on 13	Smart Card Interface	415
		ew	415
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration.	
13.2		register comparation	
	0	1	

Rev. 2.00 Sep 20, 2005 page xvi of xxxviii



	13.2.1	Smart Card Mode Register (SCMR)	418
	13.2.2	Serial Status Register (SSR)	420
	13.2.3	Serial Mode Register (SMR)	421
	13.2.4	Serial Control Register (SCR)	422
13.3	Operati	on	423
	13.3.1	Overview	423
	13.3.2	Pin Connections	423
	13.3.3	Data Format	424
	13.3.4	Register Settings	426
	13.3.5	Clock	428
	13.3.6	Transmitting and Receiving Data	430
13.4	Usage I	Notes	437
Secti	on 14	A/D Converter	441
14.1	Overvie	2W	441
	14.1.1	Features	441
	14.1.2	Block Diagram	442
	14.1.3	Pin Configuration	443
	14.1.4	Register Configuration	444
14.2	Registe	r Descriptions	445
	14.2.1	A/D Data Registers A to D (ADDRA to ADDRD)	445
		A/D Control/Status Register (ADCSR)	
		A/D Control Register (ADCR)	
14.3	CPU In	terface	449
14.4	Operati	on	451
	14.4.1	Single Mode (SCAN = 0)	451
	14.4.2	Scan Mode (SCAN = 1)	453
	14.4.3	Input Sampling and A/D Conversion Time	455
	14.4.4	External Trigger Input Timing	456
14.5	Interrup	ots	456
14.6	Usage l	Notes	457
Secti		D/A Converter	
15.1	Overvie	2W	463
	15.1.1	Features	463
		Block Diagram	
		Pin Configuration	
		Register Configuration	
15.2		r Descriptions	
		D/A Data Registers 0 and 1 (DADR0, DADR1)	
	15.2.2	D/A Control Register (DACR)	466

Rev. 2.00 Sep 20, 2005 page xvii of xxxviii

	15.2.3	D/A Standby Control Register (DASTCR)	468
15.3	Operati	on	468
15.4	D/A Ou	atput Control	470
Section 16 RAM			
16.1	Overvie	2W	471
		Block Diagram	
		Register Configuration	
16.2	•	Control Register (SYSCR)	
16.3	Operati	on	474
~ .			
		Flash Memory [H8/3026F-ZTAT Version]	
17.1		2W	
17.2		S	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
17.3	-	r Descriptions	
		Flash Memory Control Register 1 (FLMCR1)	
		Flash Memory Control Register 2 (FLMCR2)	
		Erase Block Register 1 (EBR1)	
		Erase Block Register 2 (EBR2)	
		RAM Control Register (RAMCR)	
17.4		ew of Operation	
	17.4.1	Mode Transitions	487
	17.4.2	On-Board Programming Modes	489
	17.4.3	Flash Memory Emulation in RAM	491
	17.4.4	Block Configuration	492
17.5	On-Boa	ard Programming Mode	493
	17.5.1	Boot Mode	494
	17.5.2	User Program Mode	499
17.6	Flash M	Iemory Programming/Erasing	501
	17.6.1	Program Mode	503
	17.6.2	Program-Verify Mode	503
	17.6.3	Erase Mode	508
	17.6.4	Erase-Verify Mode	509
17.7	Flash M	Iemory Protection	511
	17.7.1	Hardware Protection	511
	17.7.2	Software Protection	512
	17.7.3	Error Protection	513
17.8	Flash M	Iemory Emulation in RAM	515

17.9	NMI In	put Disabling Conditions	518
17.10	Flash M	Iemory PROM Mode	519
	17.10.1	Socket Adapters and Memory Map	519
	17.10.2	Notes on Use of PROM Mode	520
17.11	Flash M	Iemory Programming and Erasing Precautions	520
17.12	Mask R	COM (H8/3026 Mask ROM Version) Overview	526
	17.12.1	Block Diagram	526
17.13	Notes of	on Ordering Mask ROM Version Chip	527
17.14	Notes v	when Converting the F-ZTAT Application Software to the Mask ROM Versions	528
Secti	on 18	Flash Memory [H8/3024F-ZTAT Version]	529
18.1	Overvie	2W	529
18.2	Feature	S	530
	18.2.1	Block Diagram	531
	18.2.2	Pin Configuration	532
	18.2.3	Register Configuration	532
18.3	Registe	r Descriptions	533
	18.3.1	Flash Memory Control Register 1 (FLMCR1)	533
	18.3.2	Flash Memory Control Register 2 (FLMCR2)	536
	18.3.3	Erase Block Register (EBR)	538
	18.3.4	RAM Control Register (RAMCR)	539
18.4	Overvie	ew of Operation	541
	18.4.1	Mode Transitions	541
	18.4.2	On-Board Programming Modes	543
	18.4.3	Flash Memory Emulation in RAM	545
	18.4.4	Block Configuration	546
18.5	On-Boa	ard Programming Mode	547
	18.5.1	Boot Mode	548
	18.5.2	User Program Mode	553
18.6	Flash M	femory Programming/Erasing	555
	18.6.1	Program Mode	557
	18.6.2	Program-Verify Mode	557
	18.6.3	Erase Mode	562
	18.6.4	Erase-Verify Mode	563
18.7	Flash M	Iemory Protection	565
	18.7.1	Hardware Protection	565
	18.7.2	Software Protection	566
	18.7.3	Error Protection	567
18.8	Flash M	Iemory Emulation in RAM	569
18.9		put Disabling Conditions	
18.10	Flash M	Iemory PROM Mode	571

Rev. 2.00 Sep 20, 2005 page xix of xxxviii

	18.10.1	Socket Adapters and Memory Map	571
	18.10.2	Notes on Use of PROM Mode	572
18.11	Flash M	Iemory Programming and Erasing Precautions	573
18.12	Notes v	when Converting the F-ZTAT Application Software to the Mask ROM Versions	579
		Clock Pulse Generator	
19.1		2W	
	19.1.1	Block Diagram	582
19.2		or Circuit	
		Connecting a Crystal Resonator	
		External Clock Input	
19.3	•	djustment Circuit	
19.4		ers	
19.5	-	ncy Divider	
		Register Configuration	
		Division Control Register (DIVCR)	
	19.5.3	Usage Notes	589
Secti	on 20	Power-Down State	591
20.1	Overvie	?W	591
20.2	Registe	r Configuration	593
	20.2.1	System Control Register (SYSCR)	593
	20.2.2	Module Standby Control Register H (MSTCRH)	595
	20.2.3	Module Standby Control Register L (MSTCRL)	596
20.3	Sleep M	10de	598
	20.3.1	Transition to Sleep Mode	598
	20.3.2	Exit from Sleep Mode	598
20.4	Softwar	e Standby Mode	598
	20.4.1	Transition to Software Standby Mode	598
	20.4.2	Exit from Software Standby Mode	599
	20.4.3	Selection of Waiting Time for Exit from Software Standby Mode	599
	20.4.4	Sample Application of Software Standby Mode	601
	20.4.5	Usage Notes	601
20.5	Hardwa	re Standby Mode	602
	20.5.1	Transition to Hardware Standby Mode	602
	20.5.2	Exit from Hardware Standby Mode	602
	20.5.3	Timing for Hardware Standby Mode	603
20.6	Module	Standby Function	604
	20.6.1	Module Standby Timing	604
	20.6.2	Read/Write in Module Standby	604
	20.6.3	Usage Notes	604

20.7	System Clock Output Disabling Function	605
Secti	on 21 Electrical Characteristics	607
21.1	Electrical Characteristics of H8/3024 Mask ROM Version	
	and H8/3026 Mask ROM Version	607
	21.1.1 Absolute Maximum Ratings	607
	21.1.2 DC Characteristics	608
	21.1.3 AC Characteristics	611
	21.1.4 A/D Conversion Characteristics	616
	21.1.5 D/A Conversion Characteristics	617
21.2	Electrical Characteristics of H8/3024F-ZTAT Version and H8/3026F-ZTAT Version	618
	21.2.1 Absolute Maximum Ratings	618
	21.2.2 DC Characteristics	619
	21.2.3 AC Characteristics	622
	21.2.4 A/D Conversion Characteristics	627
	21.2.5 D/A Conversion Characteristics	628
	21.2.6 Flash Memory Characteristics	629
21.3	Operational Timing	631
	21.3.1 Clock Timing	631
	21.3.2 Control Signal Timing	632
	21.3.3 Bus Timing	633
	21.3.4 TPC and I/O Port Timing	
	21.3.5 Timer Input/Output Timing	637
	21.3.6 SCI Input/Output Timing	638
Appe	endix A Instruction Set	639
A.1	Instruction List	
A.2	Operation Code Maps	654
A.3	Number of States Required for Execution	
Anne	endix B Internal I/O Registers	667
Б.1	Address List (H8/3026F-ZTAT, H8/3026 Mask ROM Version)	
B.2	Address List (H8/3024F-ZTAT, H8/3024 Mask ROM Version)	
B.3	Functions	
<b>D</b> .5		000
	endix C I/O Port Block Diagrams	
<b>C</b> .1	Port 1 Block Diagram	
C.2	Port 2 Block Diagram	
C.3	Port 3 Block Diagram	
C.4	Port 4 Block Diagram	
C.5	Port 5 Block Diagram	758

Rev. 2.00 Sep 20, 2005 page xxi of xxxviii

C.6	Port 6 Blo	ock Diagrams	759
C.7	Port 7 Blo	ock Diagrams	764
C.8	Port 8 Blo	ock Diagrams	765
C.9	Port 9 Blo	ock Diagrams	769
C.10	Port A Bl	ock Diagrams	775
C.11	Port B Bl	ock Diagrams	778
Appe	endix D	Pin States	784
D.1	Port State	es in Each Mode	784
D.2	Pin States	s at Reset	789
Appe	endix E	Timing of Transition to and Recovery	
		from Hardware Standby Mode	792
Appe	endix F	Product Code Lineup	793
Appe	endix G	Package Dimensions	794
Appe	endix H	Comparison of H8/300H Series Product Specifications	797
H.1	Comparis	son of Pin Functions of 100-Pin Package Products (FP-100B, TFP-100B)	797



# Figures

Section 1	Overview	
Figure 1.1	Block Diagram	6
Figure 1.2	Pin Arrangement of H8/3024F-ZTAT, H8/3026F-ZTAT,	
	H8/3024 Mask ROM Version, and H8/3026 Mask ROM Version	
	(FP-100B or TFP-100B Package, Top View)	8
Figure 1.3	Pin Arrangement of H8/3024F-ZTAT, H8/3026F-ZTAT,	
	H8/3024 Mask ROM Version, and H8/3026 Mask ROM Version	
	(FP-100A Package, Top View)	9
Section 2	СРИ	
Figure 2.1	CPU Operating Modes	20
Figure 2.2	Memory Map	21
Figure 2.3	CPU Registers	22
Figure 2.4	Usage of General Registers	23
Figure 2.5	Stack	24
Figure 2.6	General Register Data Formats	26
Figure 2.7	General Register Data Formats	27
Figure 2.8	Memory Data Formats	28
Figure 2.9	Instruction Formats	41
Figure 2.10	Memory-Indirect Branch Address Specification	45
Figure 2.11	Processing States	49
Figure 2.12	Classification of Exception Sources	50
Figure 2.13	State Transitions	51
Figure 2.14	Stack Structure after Exception Handling	52
Figure 2.15	On-Chip Memory Access Cycle	54
Figure 2.16	Pin States during On-Chip Memory Access (Address Update Mode 1)	54
Figure 2.17	Access Cycle for On-Chip Supporting Modules	55
Figure 2.18	Pin States during Access to On-Chip Supporting Modules	55
Section 3	MCU Operating Modes	
Figure 3.1	Memory Map of H8/3024F-ZTAT and H8/3024 Mask ROM Version in Each	
•	Operating Mode	66
Figure 3.2	Memory Map of H8/3026F-ZTAT and H8/3026 Mask ROM Version in Each	
-	Operating Mode	68
Section 4	Exception Handling	
Figure 4.1	Exception Sources	72
Figure 4.2	Reset Sequence (Modes 1 and 3)	75
0	Rev. 2.00 Sep 20, 2005 page xxiii of xx	

Figure 4.3	Reset Sequence (Modes 2 and 4)	76
Figure 4.4	Reset Sequence (Mode 6)	77
Figure 4.5	Interrupt Sources and Number of Interrupts	78
Figure 4.6	Stack after Completion of Exception Handling	79
Figure 4.7	Operation when SP Value is Odd	81

### Section 5 Interrupt Controller

Figure 5.1	Interrupt Controller Block Diagram	84
Figure 5.2	Block Diagram of Interrupts IRQ <sub>0</sub> to IRQ <sub>5</sub>	95
Figure 5.3	Timing of Setting of IRQnF	96
Figure 5.4	Process Up to Interrupt Acceptance when UE = 1	101
Figure 5.5	Interrupt Masking State Transitions (Example)	103
Figure 5.6	Process Up to Interrupt Acceptance when UE = 0	104
Figure 5.7	Interrupt Exception Handling Sequence	105
Figure 5.8	Contention between Interrupt and Interrupt-Disabling Instruction	107

### Section 6 Bus Controller

Figure 6.1	Block Diagram of Bus Controller	110
Figure 6.2	Access Area Map for Each Operating Mode	124
Figure 6.3	Memory Map in 16-Mbyte Mode	
	(H8/3024F-ZTAT, H8/3024 Mask ROM Verion) (1)	125
Figure 6.3	Memory Map in 16-Mbyte Mode	
	(H8/3026F-ZTAT, H8/3026 Mask ROM Verion) (2)	126
Figure 6.4	$\overline{\text{CS}}$ n Signal Output Timing (n = 0 to 7)	129
Figure 6.5	Sample Address Output in Each Address Update Mode	
	(Basic Bus Interface, 3-State Space)	130
Figure 6.6	Access Sizes and Data Alignment Control (8-Bit Access Area)	131
Figure 6.7	Access Sizes and Data Alignment Control (16-Bit Access Area)	132
Figure 6.8	Bus Control Signal Timing for 8-Bit, Three-State-Access Area	134
Figure 6.9	Bus Control Signal Timing for 8-Bit, Two-State-Access Area	135
Figure 6.10	Bus Control Signal Timing for 16-Bit, Three-State-Access Area (1)	
	(Byte Access to Even Address)	136
Figure 6.11	Bus Control Signal Timing for 16-Bit, Three-State-Access Area (2)	
	(Byte Access to Odd Address)	137
Figure 6.12	Bus Control Signal Timing for 16-Bit, Three-State-Access Area (3)	
	(Word Access)	138
Figure 6.13	Bus Control Signal Timing for 16-Bit, Two-State-Access Area (1)	
	(Byte Access to Even Address)	139
Figure 6.14	Bus Control Signal Timing for 16-Bit, Two-State-Access Area (2)	
	(Byte Access to Odd Address)	140

Figure 6.15	Bus Control Signal Timing for 16-Bit, Two-State-Access Area (3)	
	(Word Access)	141
Figure 6.16	Example of Wait State Insertion Timing	142
Figure 6.17	Example of Idle Cycle Operation (ICIS1 = 1)	143
Figure 6.18	Example of Idle Cycle Operation (ICIS0 = 1)	144
Figure 6.19	Example of Idle Cycle Operation	145
Figure 6.20	Example of External Bus Master Operation	148
Figure 6.21	ASTCR Write Timing	149
Figure 6.22	DDR Write Timing	149
Figure 6.23	BRCR Write Timing	150

### Section 7 I/O Ports

Figure 7.1	Port 1 Pin Configuration	155
Figure 7.2	Port 2 Pin Configuration	158
Figure 7.3	Port 3 Pin Configuration	162
Figure 7.4	Port 4 Pin Configuration	164
Figure 7.5	Port 5 Pin Configuration	167
Figure 7.6	Port 6 Pin Configuration	171
Figure 7.7	Port 7 Pin Configuration	175
Figure 7.8	Port 8 Pin Configuration	177
Figure 7.9	Port 9 Pin Configuration	182
Figure 7.10	Port A Pin Configuration	188
Figure 7.11	Port B Pin Configuration	200

### Section 8 16-Bit Timer

Figure 8.1	16-bit timer Block Diagram (Overall)	209
Figure 8.2	Block Diagram of Channels 0 and 1	210
Figure 8.3	Block Diagram of Channel 2	
Figure 8.4	16TCNT Access Operation [CPU $\rightarrow$ 16TCNT (Word)]	235
Figure 8.5	Access to Timer Counter (CPU Reads 16TCNT, Word)	235
Figure 8.6	Access to Timer Counter H (CPU Writes to 16TCNTH, Upper Byte)	236
Figure 8.7	Access to Timer Counter L (CPU Writes to 16TCNTL, Lower Byte)	236
Figure 8.8	Access to Timer Counter H (CPU Reads 16TCNTH, Upper Byte)	236
Figure 8.9	Access to Timer Counter L (CPU Reads 16TCNTL, Lower Byte)	237
Figure 8.10	16TCR Access (CPU Writes to 16TCR)	237
Figure 8.11	16TCR Access (CPU Reads 16TCR)	238
Figure 8.12	Counter Setup Procedure (Example)	239
Figure 8.13	Free-Running Counter Operation	240
Figure 8.14	Periodic Counter Operation	241
Figure 8.15	Count Timing for Internal Clock Sources	241
Figure 8.16	Count Timing for External Clock Sources (when Both Edges are Detected)	242

Rev. 2.00 Sep 20, 2005 page xxv of xxxviii

Figure 8.17	Setup Procedure for Waveform Output by Compare Match (Example)	242
Figure 8.18	0 and 1 Output (TOA = 1, TOB = 0)	243
Figure 8.19	Toggle Output (TOA = 1, TOB = 0)	243
Figure 8.20	Output Compare Output Timing	244
Figure 8.21	Setup Procedure for Input Capture (Example)	245
Figure 8.22	Input Capture (Example)	245
Figure 8.23	Input Capture Signal Timing	246
Figure 8.24	Setup Procedure for Synchronization (Example)	247
Figure 8.25	Synchronization (Example)	248
Figure 8.26	Setup Procedure for PWM Mode (Example)	249
Figure 8.27	PWM Mode (Example 1)	
Figure 8.28	PWM Mode (Example 2)	251
Figure 8.29	Setup Procedure for Phase Counting Mode (Example)	252
Figure 8.30	Operation in Phase Counting Mode (Example)	253
Figure 8.31	Phase Difference, Overlap, and Pulse Width in Phase Counting Mode	253
Figure 8.32	Timing for Setting 16-Bit Timer Output Level by Writing to TOLR	254
Figure 8.33	Timing of Setting of IMFA and IMFB by Compare Match	255
Figure 8.34	Timing of Setting of IMFA and IMFB by Input Capture	256
Figure 8.35	Timing of Setting of OVF	257
Figure 8.36	Timing of Clearing of Status Flags	257
Figure 8.37	Contention between 16TCNT Write and Clear	259
Figure 8.38	Contention between 16TCNT Word Write and Increment	260
Figure 8.39	Contention between 16TCNT Byte Write and Increment	261
Figure 8.40	Contention between General Register Write and Compare Match	262
Figure 8.41	Contention between 16TCNT Write and Overflow	263
Figure 8.42	Contention between General Register Read and Input Capture	264
Figure 8.43	Contention between Counter Clearing by Input Capture and Counter Increment	265
Figure 8.44	Contention between General Register Write and Input Capture	266

### Section 9 8-Bit Timers

Figure 9.1	Block Diagram of 8-Bit Timer Unit (Two Channels: Group 0)	273
Figure 9.2	8TCNT Access Operation (CPU Writes to 8TCNT, Word)	287
Figure 9.3	8TCNT Access Operation (CPU Reads 8TCNT, Word)	287
Figure 9.4	8TCNT0 Access Operation (CPU Writes to 8TCNT0, Upper Byte)	288
Figure 9.5	8TCNT1 Access Operation (CPU Writes to 8TCNT1, Lower Byte)	288
Figure 9.6	8TCNT0 Access Operation (CPU Reads 8TCNT0, Upper Byte)	288
Figure 9.7	8TCNT1 Access Operation (CPU Reads 8TCNT1, Lower Byte)	288
Figure 9.8	Count Timing for Internal Clock Input	289
Figure 9.9	Count Timing for External Clock Input (Both-Edge Detection)	290
Figure 9.10	Timing of Timer Output	290
Figure 9.11	Timing of Clear by Compare Match	291

Rev. 2.00 Sep 20, 2005 page xxvi of xxxviii

Figure 9.12	Timing of Clear by Input Capture	291
Figure 9.13	Timing of Input Capture Input Signal	292
Figure 9.14	CMF Flag Setting Timing when Compare Match Occurs	292
Figure 9.15	CMFB Flag Setting Timing when Input Capture Occurs	293
Figure 9.16	Timing of OVF Setting	293
Figure 9.17	Example of Pulse Output	299
Figure 9.18	Contention between 8TCNT Write and Clear	300
Figure 9.19	Contention between 8TCNT Write and Increment	301
Figure 9.20	Contention between TCOR Write and Compare Match	302
Figure 9.21	Contention between TCOR Read and Input Capture	303
Figure 9.22	Contention between Counter Clearing by Input Capture and Counter Increment	304
Figure 9.23	Contention between TCOR Write and Input Capture	305
Figure 9.24	Contention between 8TCNT Byte Write and Increment in 16-Bit Count Mode.	306

### Section 10 Programmable Timing Pattern Controller (TPC)

Figure 10.1	TPC Block Diagram	312
Figure 10.2	TPC Output Operation	328
Figure 10.3	Timing of Transfer of Next Data Register Contents and Output (Example)	329
Figure 10.4	Setup Procedure for Normal TPC Output (Example)	330
Figure 10.5	Normal TPC Output Example (Five-Phase Pulse Output)	331
Figure 10.6	Setup Procedure for Non-Overlapping TPC Output (Example)	332
Figure 10.7	Non-Overlapping TPC Output Example	
	(Four-Phase Complementary Non-Overlapping Pulse Output)	333
Figure 10.8	TPC Output Triggering by Input Capture (Example)	334
Figure 10.9	Non-Overlapping TPC Output	335
Figure 10.10	Non-Overlapping Operation and NDR Write Timing	336

### Section 11 Watchdog Timer

Figure 11.1	WDT Block Diagram	338
Figure 11.2	Format of Data Written to TCNT and TCSR	344
Figure 11.3	Format of Data Written to RSTCSR	345
Figure 11.4	Operation in Watchdog Timer Mode	346
Figure 11.5	Interval Timer Operation	347
Figure 11.6	Timing of Setting of OVF	347
Figure 11.7	Timing of Setting of WRST Bit and Internal Reset	348
Figure 11.8	Contention between TCNT Write and Count up	349

### Section 12 Serial Communication Interface

Figure 12.1	SCI Block Diagram	353
Figure 12.2	Data Format in Asynchronous Communication	
	(Example: 8-Bit Data with Parity and 2 Stop Bits)	383

Rev. 2.00 Sep 20, 2005 page xxvii of xxxviii

Figure 12.3	Phase Relationship between Output Clock and Serial Data	
	(Asynchronous Mode)	385
Figure 12.4	Sample Flowchart for SCI Initialization	386
Figure 12.5	Sample Flowchart for Transmitting Serial Data	387
Figure 12.6	Example of SCI Transmit Operation in Asynchronous Mode	
	(8-Bit Data with Parity and One Stop Bit)	388
Figure 12.7	Sample Flowchart for Receiving Serial Data	389
Figure 12.8	Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)	392
Figure 12.9	Example of Communication among Processors using Multiprocessor Format	
	(Sending Data H'AA to Receiving Processor A)	393
Figure 12.10	Sample Flowchart for Transmitting Multiprocessor Serial Data	394
Figure 12.11	Example of SCI Transmit Operation	
	(8-Bit Data with Multiprocessor Bit and One Stop Bit)	395
Figure 12.12	Sample Flowchart for Receiving Multiprocessor Serial Data	396
Figure 12.13	Example of SCI Receive Operation	
	(8-Bit Data with Multiprocessor Bit and One Stop Bit)	398
Figure 12.14	Data Format in Synchronous Communication	399
Figure 12.15	Sample Flowchart for SCI Initialization	401
Figure 12.16	Sample Flowchart for Serial Transmitting	402
Figure 12.17	Example of SCI Transmit Operation	403
Figure 12.18	Sample Flowchart for Serial Receiving	404
Figure 12.19	Example of SCI Receive Operation	406
Figure 12.20	Sample Flowchart for Simultaneous Serial Transmitting and Receiving	407
Figure 12.21	Receive Data Sampling Timing in Asynchronous Mode	410
Figure 12.22	Example of Synchronous Transmission	411
Figure 12.23	Operation when Switching from SCK Pin Function to Port Pin Function	412
Figure 12.24	Operation when Switching from SCK Pin Function to Port Pin Function	
	(Example of Preventing Low-Level Output)	413

### Section 13 Smart Card Interface

Figure 13.1	Block Diagram of Smart Card Interface	416
Figure 13.2	Smart Card Interface Connection Diagram	
Figure 13.3	Smart Card Interface Data Format	425
Figure 13.4	Timing of TEND Flag Setting	431
Figure 13.5	Sample Transmission Processing Flowchart	432
Figure 13.6	Relation Between Transmit Operation and Internal Registers	433
Figure 13.7	Timing of TEND Flag Setting	433
Figure 13.8	Sample Reception Processing Flowchart	434
Figure 13.9	Timing for Fixing Cock Output	435
Figure 13.10	Procedure for Stopping and Restarting the Clock	436
Figure 13.11	Receive Data Sampling Timing in Smart Card Interface Mode	437

Rev. 2.00 Sep 20, 2005 page xxviii of xxxviii

Figure 13.12	Retransmission in SCI Receive Mode	439
Figure 13.13	Retransmission in SCI Transmit Mode	440
Section 14 A	/D Converter	
Figure 14.1	A/D Converter Block Diagram	442
Figure 14.2	A/D Data Register Access Operation (Reading H'AA40)	450
Figure 14.3	Example of A/D Converter Operation (Single Mode, Channel 1 Selected)	452
Figure 14.4	Example of A/D Converter Operation (Scan Mode, Channels AN $_0$ to AN $_2$	
	Selected)	
Figure 14.5	A/D Conversion Timing	455
Figure 14.6	External Trigger Input Timing	456
Figure 14.7	Example of Analog Input Protection Circuit	458
Figure 14.8	Analog Input Pin Equivalent Circuit	458
Figure 14.9	A/D Converter Accuracy Definitions (1)	460
Figure 14.10	A/D Converter Accuracy Definitions (2)	460
Figure 14.11	Analog Input Circuit (Example)	461
	0/A Converter	
Figure 15.1	D/A Converter Block Diagram	464
Figure 15.2	Example of D/A Converter Operation	469
Section 16 R		
Section 16 R Figure 16.1	RAM Block Diagram	472
Figure 16.1	RAM Block Diagram	472
Figure 16.1 Section 17 F	RAM Block Diagram	
Figure 16.1 Section 17 F Figure 17.1	RAM Block Diagram lash Memory [H8/3026F-ZTAT Version] Block Diagram of Flash Memory	477
Figure 16.1 Section 17 F Figure 17.1 Figure 17.2	RAM Block Diagram lash Memory [H8/3026F-ZTAT Version] Block Diagram of Flash Memory Flash Memory Related State Transitions	477 488
Figure 16.1 Section 17 F Figure 17.1 Figure 17.2 Figure 17.3	RAM Block Diagram <b>lash Memory [H8/3026F-ZTAT Version]</b> Block Diagram of Flash Memory Flash Memory Related State Transitions Reading Overlap RAM Data in User Mode/User Program Mode	477 488 491
Figure 16.1 Section 17 F Figure 17.1 Figure 17.2 Figure 17.3 Figure 17.4	RAM Block Diagram	477 488 491 492
Figure 16.1 Section 17 F Figure 17.1 Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5	RAM Block Diagram	477 488 491 492 494
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6	RAM Block Diagram	477 488 491 492 494 495
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7	RAM Block Diagram	477 488 491 492 494 495 497
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8	RAM Block Diagram	477 488 491 492 494 495 497 500
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.8 Figure 17.9	RAM Block Diagram	477 488 491 492 494 495 497 500 502
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507
Figure 16.1 Section 17 F Figure 17.2 Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10 Figure 17.11	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507 510
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10 Figure 17.11 Figure 17.12	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507 510 514
Figure 16.1 Section 17 F Figure 17.2 Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10 Figure 17.12 Figure 17.13	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507 510 514 515
Figure 16.1 Section 17 F Figure 17.2 Figure 17.3 Figure 17.4 Figure 17.5 Figure 17.6 Figure 17.7 Figure 17.8 Figure 17.9 Figure 17.10 Figure 17.11 Figure 17.12	RAM Block Diagram	477 488 491 492 494 495 497 500 502 507 510 514 515 516

Rev. 2.00 Sep 20, 2005 page xxix of xxxviii

Figure 17.16	Power-On/Off Timing (Boot Mode)	523
Figure 17.17	Power-On/Off Timing (User Program Mode)	524
Figure 17.18	Mode Transition Timing	
	(Example: Boot Mode $\rightarrow$ User Mode $\leftrightarrow$ User Program Mode)	525
Figure 17.19	ROM Block Diagram (H8/3026 Mask ROM Version)	526
Figure 17.20	Mask ROM Addresses and Data	527

### Section 18 Flash Memory [H8/3024F-ZTAT Version]

Figure 18.1	Block Diagram of Flash Memory	531
Figure 18.2	Example of ROM Area/RAM Area Overlap	541
Figure 18.3	Flash Memory Related State Transitions	542
Figure 18.4	Reading Overlap RAM Data in User Mode/User Program Mode	545
Figure 18.5	Writing Overlap RAM Data in User Program Mode	
Figure 18.6	System Configuration When Using Boot Mode	548
Figure 18.7	Boot Mode Execution Procedure	549
Figure 18.8	RAM Areas in Boot Mode	551
Figure 18.9	Example of User Program Mode Execution Procedure	554
Figure 18.10	FLMCR1 Bit Settings and State Transitions	556
Figure 18.11	Program/Program-Verify Flowchart (128-Byte Programming)	561
Figure 18.12	Erase/Erase-Verify Flowchart (Single-Block Erasing)	564
Figure 18.13	Flash Memory State Transitions (When High Level is Applied to FWE Pin	
	in Mode 5 or 7 (On-Chip ROM Enabled))	568
Figure 18.14	Example of RAM Overlap Operation	569
Figure 18.15	Memory Map in PROM Mode	572
Figure 18.16	Power-On/Off Timing (Boot Mode)	576
Figure 18.17	Power-On/Off Timing (User Program Mode)	577
Figure 18.18	Mode Transition Timing	
	(Example: Boot Mode $\rightarrow$ User Mode $\leftrightarrow$ User Program Mode)	578

#### Section 19 Clock Pulse Generator

Figure 19.1	Block Diagram of Clock Pulse Generator	582
Figure 19.2	Connection of Crystal Resonator (Example)	583
Figure 19.3	Crystal Resonator Equivalent Circuit	584
Figure 19.4	Oscillator Circuit Block Board Design Precautions	584
Figure 19.5	External Clock Input (Examples)	585
Figure 19.6	External Clock Input Timing	587
Figure 19.7	External Clock Output Settling Delay Timing	587

### Section 20 Power-Down State

Figure 20.1	NMI Timing for Software Standby Mode (Example)	601
Figure 20.2	Hardware Standby Mode Timing	603

Rev. 2.00 Sep 20, 2005 page xxx of xxxviii

Figure 20.3	Starting and Stopping of System Clock Output	605
Section 21 H	Electrical Characteristics	
Figure 21.1	Darlington Pair Drive Circuit (Example)	611
Figure 21.2	Sample LED Circuit	611
Figure 21.3	Output Load Circuit	615
Figure 21.4	Darlington Pair Drive Circuit (Example)	622
Figure 21.5	Sample LED Circuit	622
Figure 21.6	Output Load Circuit	626
Figure 21.7	Oscillator Settling Timing	631
Figure 21.8	Reset Input Timing	632
Figure 21.9	Reset Output Timing	632
Figure 21.10	Interrupt Input Timing	633
Figure 21.11	Basic Bus Cycle: Two-State Access	634
Figure 21.12	Basic Bus Cycle: Three-State Access	635
Figure 21.13	Basic Bus Cycle: Three-State Access with One Wait State	636
Figure 21.14	Bus-Release Mode Timing	636
Figure 21.15	TPC and I/O Port Input/Output Timing	637
Figure 21.16	Timer Input/Output Timing	637
Figure 21.17	Timer External Clock Input Timing	638
Figure 21.18	SCI Input Clock Timing	638
Figure 21.19	SCI Input/Output Timing in Synchronous Mode	638

### Appendix C I/O Port Block Diagrams

Figure C.1	Port 1 Block Diagram	754
Figure C.2	Port 2 Block Diagram	755
Figure C.3	Port 3 Block Diagram	756
Figure C.4	Port 4 Block Diagram	757
Figure C.5	Port 5 Block Diagram	758
Figure C.6 (a)	Port 6 Block Diagram (Pin P6 <sub>0</sub> )	759
Figure C.6 (b)	Port 6 Block Diagram (Pin P61)	760
Figure C.6 (c)	Port 6 Block Diagram (Pin P6 <sub>2</sub> )	761
Figure C.6 (d)	Port 6 Block Diagram (Pins P6 <sub>3</sub> to P6 <sub>6</sub> )	762
Figure C.6 (e)	Port 6 Block Diagram (Pin P67)	763
Figure C.7 (a)	Port 7 Block Diagram (Pins P7 <sub>0</sub> to P7 <sub>5</sub> )	764
Figure C.7 (b)	Port 7 Block Diagram (Pins P7 <sub>6</sub> and P7 <sub>7</sub> )	764
Figure C.8 (a)	Port 8 Block Diagram (Pin P80)	765
Figure C.8 (b)	Port 8 Block Diagram (Pins P81 and P82)	766
Figure C.8 (c)	Port 8 Block Diagram (Pin P83)	767
Figure C.8 (d)	Port 8 Block Diagram (Pin P84)	768
Figure C.9 (a)	Port 9 Block Diagram (Pin P9 <sub>0</sub> )	769

Rev. 2.00 Sep 20, 2005 page xxxi of xxxviii

Figure C.9 (b)	Port 9 Block Diagram (Pin P9 <sub>1</sub> )	770
Figure C.9 (c)	Port 9 Block Diagram (Pin P9 <sub>2</sub> )	771
Figure C.9 (d)	Port 9 Block Diagram (Pin P9 <sub>3</sub> )	772
Figure C.9 (e)	Port 9 Block Diagram (Pin P9 <sub>4</sub> )	773
Figure C.9 (f)	Port 9 Block Diagram (Pin P9 <sub>5</sub> )	774
Figure C.10 (a)	Port A Block Diagram (Pins PA <sub>0</sub> and PA <sub>1</sub> )	775
Figure C.10 (b)	Port A Block Diagram (Pins PA <sub>2</sub> and PA <sub>3</sub> )	776
Figure C.10 (c)	Port A Block Diagram (Pins PA <sub>4</sub> to PA <sub>7</sub> )	777
Figure C.11 (a)	Port B Block Diagram (Pins PB <sub>0</sub> and PB <sub>2</sub> )	778
Figure C.11 (b)	Port B Block Diagram (Pins PB1 and PB3)	779
Figure C.11 (c)	Port B Block Diagram (Pin PB <sub>4</sub> )	780
Figure C.11 (d)	Port B Block Diagram (Pin PB <sub>5</sub> )	781
Figure C.11 (e)	Port B Block Diagram (Pin PB <sub>6</sub> )	782
Figure C.11 (f)	Port B Block Diagram (Pin PB7)	783

### Appendix D Pin States

Figure D.1	Reset during Memory Access (Modes 1 and 2)	789
Figure D.2	Reset during Memory Access (Modes 3 and 4)	790
Figure D.3	Reset during Memory Access (Mode 5)	791
Figure D.4	Reset during Operation (Modes 6 and 7)	791

### Appendix G Package Dimensions

Figure G.1	Package Dimensions (FP-100B)	794
Figure G.2	Package Dimensions (TFP-100B)	795
Figure G.3	Package Dimensions (FP-100A)	796



# Tables

Section 1	Overview	
Table 1.1	Features	2
Table 1.2	Comparison of H8/3024 Group Pin Arrangements	7
Table 1.3	Pin Functions	10
Table 1.4	Pin Assignments in Each Mode (FP-100B or TFP-100B, FP-100A)	15
~		
	CPU	• •
Table 2.1	Instruction Classification	29
Table 2.2	Instructions and Addressing Modes	30
Table 2.3	Data Transfer Instructions	32
Table 2.4	Arithmetic Operation Instructions	33
Table 2.5	Logic Operation Instructions	35
Table 2.6	Shift Instructions	35
Table 2.7	Bit Manipulation Instructions	36
Table 2.8	Branching Instructions	38
Table 2.9	System Control Instructions	39
Table 2.10	Block Transfer Instruction	40
Table 2.11	8	43
Table 2.12		44
Table 2.13	Effective Address Calculation	46
Table 2.14	Exception Handling Types and Priority	50
Section 3	MCU Operating Modes	
Table 3.1	Operating Mode Selection	57
Table 3.2	Registers	58
Table 3.3	Pin Functions in Each Mode	64
Table 3.4	Address Maps in Mode 5	65
		00
Section 4	Exception Handling	
Table 4.1	Exception Types and Priority	71
Table 4.2	Exception Vector Table	73
Section 5	Interrupt Controller	
Table 5.1	Interrupt Pins	85
Table 5.2	Interrupt Controller Registers	85
Table 5.2 Table 5.3	Interrupt Sources, Vector Addresses, and Priority	83 97
Table 5.4	UE, I, and UI Bit Settings and Interrupt Handling	
Table 5.4	Interrupt Response Time	
1 4010 3.3	menup response i me	100

Rev. 2.00 Sep 20, 2005 page xxxiii of xxxviii

### Section 6 Bus Controller

Table 6.1	Bus Controller Pins	111
Table 6.2	Bus Controller Registers	112
Table 6.3	Bus Specifications for Each Area (Basic Bus Interface)	128
Table 6.4	Data Buses Used and Valid Strobes	133
Table 6.5	Pin States in Idle Cycle	146

### Section 7 I/O Ports

Table 7.1	Port Functions	151
Table 7.2	Port 1 Registers	156
Table 7.3	Port 2 Registers	159
Table 7.4	Input Pull-Up Transistor States (Port 2)	161
Table 7.5	Port 3 Registers	
Table 7.6	Port 4 Registers	165
Table 7.7	Input Pull-Up Transistor States (Port 4)	
Table 7.8	Port 5 Registers	
Table 7.9	Input Pull-Up Transistor States (Port 5)	170
Table 7.10	Port 6 Registers	172
Table 7.11	Port 6 Pin Functions in Modes 1 to 5	
Table 7.12	Port 7 Data Register	176
Table 7.13	Port 8 Registers	
Table 7.14	Port 8 Pin Functions in Modes 1 to 5	180
Table 7.15	Port 8 Pin Functions in Modes 6 and 7	181
Table 7.16	Port 9 Registers	
Table 7.17	Port 9 Pin Functions	
Table 7.18	Port A Registers	189
Table 7.19	Port A Pin Functions (Modes 1, 2, 6, and 7)	191
Table 7.20	Port A Pin Functions (Modes 3 to 5)	193
Table 7.21	Port A Pin Functions (Modes 1 to 7)	196
Table 7.22	Port B Registers	
Table 7.23	Port B Pin Functions (Modes 1 to 5)	
Table 7.24	Port B Pin Functions (Modes 6 and 7)	

### Section 8 16-Bit Timer

Table 8.1	16-bit timer Functions	208
Table 8.2	16-bit timer Pins	212
Table 8.3	16-bit timer Registers	213
Table 8.4	PWM Output Pins and Registers	249
Table 8.5	Up/Down Counting Conditions	253
Table 8.6	16-bit timer Interrupt Sources	258
Table 8.7 (a)	16-bit timer Operating Modes (Channel 0)	268

Rev. 2.00 Sep 20, 2005 page xxxiv of xxxviii

Table 8.7 (b)	16-bit timer Operating Modes (Channel 1)	269
Table 8.7 (c)	16-bit timer Operating Modes (Channel 2)	270

### Section 9 8-Bit Timers

Table 9.1	8-Bit Timer Pins	274
Table 9.2	8-Bit Timer Registers	275
Table 9.3	Operation of Channels 0 and 1 when Bit ICE is Set to 1 in 8TCSR1 Register	285
Table 9.4	Operation of Channels 2 and 3 when Bit ICE is Set to 1 in 8TCSR3 Register	285
Table 9.5	Types of 8-Bit Timer Interrupt Sources and Priority Order	298
Table 9.6	8-Bit Timer Interrupt Sources	298
Table 9.7	Timer Output Priority Order	307
Table 9.8	Internal Clock Switchover and 8TCNT Operation	308

### Section 10 Programmable Timing Pattern Controller (TPC)

Table 10.1	TPC Pins	313
Table 10.2	TPC Registers	314
Table 10.3	TPC Operating Conditions	328

### Section 11 Watchdog Timer

Table 11.1	WDT Pin	338
Table 11.2	WDT Registers	339
Table 11.3	Read Addresses of TCNT, TCSR, and RSTCSR	345

### Section 12 Serial Communication Interface

SCI Pins	354
SCI Registers	355
Examples of Bit Rates and BRR Settings in Asynchronous Mode	373
Examples of Bit Rates and BRR Settings in Synchronous Mode	376
Maximum Bit Rates for Various Frequencies (Asynchronous Mode)	378
Maximum Bit Rates with External Clock Input (Asynchronous Mode)	379
Maximum Bit Rates with External Clock Input (Synchronous Mode)	380
SMR Settings and Serial Communication Formats	382
SMR and SCR Settings and SCI Clock Source Selection	382
Serial Communication Formats (Asynchronous Mode)	384
Receive Error Conditions	391
SCI Interrupt Sources	408
SSR Status Flags and Transfer of Receive Data	409
	SCI Registers Examples of Bit Rates and BRR Settings in Asynchronous Mode Examples of Bit Rates and BRR Settings in Synchronous Mode Maximum Bit Rates for Various Frequencies (Asynchronous Mode) Maximum Bit Rates with External Clock Input (Asynchronous Mode) Maximum Bit Rates with External Clock Input (Synchronous Mode) SMR Settings and Serial Communication Formats SMR and SCR Settings and SCI Clock Source Selection Serial Communication Formats (Asynchronous Mode) Receive Error Conditions SCI Interrupt Sources

### Section 13 Smart Card Interface

Table 13.1	Smart Card Interface Pins	417
Table 13.2	Smart Card Interface Registers	417

Rev. 2.00 Sep 20, 2005 page xxxv of xxxviii

Table 13.3	Smart Card Interface Register Settings	426
Table 13.4	n-Values of CKS1 and CKS0 Settings	428
Table 13.5	Bit Rates (bits/s) for Various BRR Settings (When n = 0)	428
Table 13.6	BRR Settings for Typical Bit Rates (bits/s) (When n = 0)	429
Table 13.7	Maximum Bit Rates for Various Frequencies (Smart Card Interface Mode)	429
Table 13.8	Smart Card Interface Mode Operating States and Interrupt Sources	436
Section 14	A/D Converter	
Table 14.1	A/D Converter Pins	443
Table 14.2	A/D Converter Registers	444
Table 14.3	Analog Input Channels and A/D Data Registers (ADDRA to ADDRD)	445
Table 14.4	A/D Conversion Time (Single Mode)	456

#### Section 15 D/A Converter

Table 15.1	D/A Converter Pins	465
Table 15.2	D/A Converter Registers	465

#### Section 16 RAM

Table 14.5

Table 16.1	H8/3024 Group On-Chip RAM Specifications	471
Table 16.2	System Control Register	472

#### Section 17 Flash Memory [H8/3026F-ZTAT Version]

Table 17.1	Operating Modes and ROM	475
Table 17.2	Flash Memory Pins	478
Table 17.3	Flash Memory Registers	478
Table 17.4	Flash Memory Erase Blocks	485
Table 17.5	Flash Memory Area Divisions	486
Table 17.6	On-Board Programming Mode Settings	493
Table 17.7	System Clock Frequencies for which Automatic Adjustment	
	of H8/3026F-ZTAT Version Bit Rate is Possible	496
Table 17.8	Hardware Protection	511
Table 17.9	Software Protection	512
Table 17.10	H8/3026F-ZTAT Version Socket Adapter Product Codes	519

#### Section 18 Flash Memory [H8/3024F-ZTAT Version]

Table 18.1	Operating Modes and ROM	529
Table 18.2	Flash Memory Pins	532
Table 18.3	Flash Memory Registers	532
Table 18.4	Flash Memory Erase Blocks	539
Table 18.5	RAM Area Setting	540

Rev. 2.00 Sep 20, 2005 page xxxvi of xxxviii

Table 18.6	On-Board Programming Mode Settings	547
Table 18.7	System Clock Frequencies for which Automatic Adjustment	
	of H8/3024F-ZTAT Version Bit Rate is Possible	550
Table 18.8	Hardware Protection	565
Table 18.9	Software Protection	566
Table 18.10	H8/3024F-ZTAT Version Socket Adapter Product Codes	572

### Section 19 Clock Pulse Generator

Table	19.1 (1)	Damping Resistance Value	583
Table	19.1 (2)	External Capacitance Values	583
Table	19.2	Crystal Resonator Parameters	584
Table	19.3 (1)	Clock Timing for On-Chip Flash Memory Versions	586
Table	19.3 (2)	Clock Timing for On-Chip Mask ROM Versions	586
Table	19.4	Frequency Division Register	588

### Section 20 Power-Down State

Table 20.1	Power-Down State and Module Standby Function	592
Table 20.2	Control Register	593
Table 20.3	Clock Frequency and Waiting Time for Clock to Settle	600
Table 20.4	φ Pin State in Various Operating States	605

### Section 21 Electrical Characteristics

Table 21.1	Absolute Maximum Ratings	607
Table 21.2	DC Characteristics	608
Table 21.3	Permissible Output Currents	610
Table 21.4	Clock Timing	612
Table 21.5	Control Signal Timing	612
Table 21.6	Bus Timing	613
Table 21.7	Timing of On-Chip Supporting Modules	614
Table 21.8	A/D Conversion Characteristics	616
Table 21.9	D/A Conversion Characteristics	617
Table 21.10	Absolute Maximum Ratings	618
Table 21.11	DC Characteristics	619
Table 21.12	Permissible Output Currents	621
Table 21.13	Clock Timing	623
Table 21.14	Control Signal Timing	
Table 21.15	Bus Timing	624
Table 21.16	Timing of On-Chip Supporting Modules	625
Table 21.17	A/D Conversion Characteristics	627
Table 21.18	D/A Conversion Characteristics	628
Table 21.19	Flash Memory Characteristics	629

Rev. 2.00 Sep 20, 2005 page xxxvii of xxxviii

Appendix A	Instruction Set	
Table A.1	Instruction Set	641
Table A.2	Operation Code Map (1)	654
Table A.2	Operation Code Map (2)	655
Table A.2	Operation Code Map (3)	
Table A.3	Number of States per Cycle	
Table A.4	Number of Cycles per Instruction	659
Appendix B	Internal I/O Registers	
Table B.1	Comparison of H8/3024 Group Internal I/O Register Specifications	667
Appendix D	Pin States	
Table D.1	Port States	784
Appendix F	Product Code Lineup	
	H8/3024 Group	793
Appendix H	Comparison of H8/300H Series Product Specifications	
Table H.1	Pin Arrangement of Each Product (FP-100B, TFP-100B)	797



# Section 1 Overview

### 1.1 Overview

The H8/3024 Group is a series of microcontrollers (MCUs) that integrate system supporting functions together with an H8/300H CPU core having an original Renesas Technology architecture.

The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address space. Its instruction set is upward-compatible at the object-code level with the H8/300 CPU, enabling easy porting of software from the H8/300 Series.

The on-chip system supporting functions include ROM, RAM, a 16-bit timer, an 8-bit timer, a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication interface (SCI), an A/D converter, a D/A converter, I/O ports, and other facilities.

The four members of the H8/3024 Group are the H8/3024F-ZTAT, H8/3026F-ZTAT, H8/3024 (mask ROM version), and H8/3026 (mask ROM version).

Seven MCU operating modes offer a choice of bus width and address space size. The modes (modes 1 to 7) include two single-chip modes and five expanded modes.

In addition to its mask ROM versions, the H8/3024 Group has F-ZTAT<sup>TM\*</sup> versions with on-chip flash memory that allows programs to be freely rewritten by the user. This version enables users to respond quickly and flexibly to changing application specifications, growing production volumes, and other conditions.

Table 1.1 summarizes the features of the H8/3024 Group.

Note: \* F-ZTAT<sup>TM</sup> (Flexible ZTAT) is a trademark of Renesas Technology Corp.

### Renesas

#### Section 1 Overview

Feature	Description							
CPU	Upward-compatible with the H8/3 General-register machine	00 CPU at the o	object-code lev	vel				
	<ul> <li>Sixteen 16-bit general registe (also usable as sixteen 8-bit r 32-bit registers)</li> </ul>		ght 16-bit regis	sters, or as eig				
	High-speed operation							
		Maximum clock rate	Add/ subtract	Multiply/ divide				
	H8/3024F-ZTAT 25 MHz 80 ns							
	H8/3026F-ZTAT							
	H8/3024 (mask ROM version)							
	H8/3026 (mask ROM version)							
	16-Mbyte address space							
	Instruction features							
	8/16/32-bit data transfer, arithmetic, and logic instructions							
	• Signed and unsigned multiply instructions (8 bits $\times$ 8 bits, 16 bits $\times$ 16 bits)							
	<ul> <li>Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits)</li> </ul>							
	Bit accumulator function							
	Bit manipulation instructions with register-indirect specification of bit positions							
Memory		ROM	RAM					
	H8/3024F-ZTAT	128 kbytes	4 kbytes					
	H8/3024 (mask ROM version)							
	H8/3026F-ZTAT	256 kbytes	8 kbytes					
	H8/3026 (mask ROM version)							
Interrupt	Seven external interrupt pins:	NMI, IRQ₀ to IF	<u>10</u> 5					
controller	••••••••••••••••••••••••••••••••••••••							
	<ul><li>27 internal interrupts</li><li>Three selectable interrupt priority levels</li></ul>							

Feature	Description
Bus controller	Address space can be partitioned into eight areas, with independent bus specifications in each area
	Chip select output available for areas 0 to 7
	8-bit access or 16-bit access selectable for each area
	Two-state or three-state access selectable for each area
	Selection of two wait modes
	Number of program wait states selectable for each area
	Bus arbitration function
	Two address update modes
16-bit timer, 3 channels	Three 16-bit timer channels, capable of processing up to six pulse outputs or six pulse inputs
	• 16-bit timer counter (channels 0 to 2)
	Two multiplexed output compare/input capture pins (channels 0 to 2)
	Operation can be synchronized (channels 0 to 2)
	PWM mode available (channels 0 to 2)
	Phase counting mode available (channel 2)
8-bit timer,	8-bit up-counter (external event count capability)
4 channels	Two time constant registers
	Two channels can be connected
Programmable	Maximum 16-bit pulse output, using 16-bit timer as time base
timing pattern controller (TPC)	• Up to four 4-bit pulse output groups (or one 16-bit group, or two 8-bit groups)
	Non-overlap mode available
Watchdog	<ul> <li>Internal reset signal can be generated by overflow</li> </ul>
timer (WDT), 1 channel	Reset signal can be output externally (not available in on-chip flash memory versions)
	Usable as an interval timer
Serial	Selection of asynchronous or synchronous mode
communication interface (SCI),	Full duplex: can transmit and receive simultaneously
2 channels	On-chip baud-rate generator
	Smart card interface functions added

#### Section 1 Overview

Feature	Description							
A/D converter	Resolution: 10 bits							
	Eight channels, with selection of single or scan mode							
	<ul> <li>Variab</li> </ul>	le analog conver	sion voltage rang	ge				
	Sampl	e-and-hold funct	ion					
	<ul> <li>A/D co match</li> </ul>	nversion can be	started by an ex	ternal trigger or 8-l	bit timer compare-			
D/A converter	Resolu	ition: 8 bits						
	Two cł	nannels						
	<ul> <li>D/A out</li> </ul>	tputs can be sus	stained in softwar	re standby mode				
I/O ports	• 70 inp	ut/output pins						
	<ul> <li>9 input</li> </ul>	only pins						
Operating	Seven MC	U operating mod	les					
modes	Mode	Address Space	Address Pins	Initial Bus Width	Max. Bus Width			
	Mode 1	1 Mbyte	A <sub>19</sub> to A <sub>0</sub>	8 bits	16 bits			
	Mode 2	1 Mbyte	A <sub>19</sub> to A <sub>0</sub>	16 bits	16 bits			
	Mode 3	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	8 bits	16 bits			
	Mode 4	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	16 bits	16 bits			
	Mode 5	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	8 bits	16 bits			
	Mode 6	64 kbytes	—	—	_			
	Mode 7	1 Mbyte	_	—	_			
	On-chip ROM is disabled in modes 1 to 4							
	• In the versions with on-chip flash memory, an on-board programming mode is supported that allows flash memory to be programmed in modes 5 and 7.							
Power-down	Sleep	mode						
state	Software standby mode							
	Hardware standby mode							
		e standby functio						
		•	clock frequency	division				
Other features	-	p clock pulse ge						

Feature	Description				
Product lineup	Product Type		Model	Package (Package Code)	
	H8/3024F-ZTAT	3.3 V operation	HD64F3024F	100-pin QFP (FP-100B)	
			HD64F3024TE	100-pin TQFP (TFP-100B)	
			HD64F3024FP	100-pin QFP (FP-100A)	
	H8/3026F-ZTAT	3.3 V operation	HD64F3026F	100-pin QFP (FP-100B)	
			HD64F3026TE	100-pin TQFP (TFP-100B)	
			HD64F3026FP	100-pin QFP (FP-100A)	
	H8/3024 mask	3.3 V operation	HD6433024F	100-pin QFP (FP-100B)	
	ROM version		HD6433024TE	100-pin TQFP (TFP-100B)	
			HD6433024FP	100-pin QFP (FP-100A)	
	H8/3026 mask	3.3 V operation	HD6433026F	100-pin QFP (FP-100B)	
	ROM version		HD6433026TE	100-pin TQFP (TFP-100B)	
			HD6433026FP	100-pin QFP (FP-100A)	

### 1.2 Block Diagram

Figure 1.1 shows an internal block diagram.




Figure 1.1 Block Diagram

Rev. 2.00 Sep 20, 2005 page 6 of 800 REJ09B0260-0200


### **1.3 Pin Description**

### 1.3.1 Pin Arrangement


The pin arrangement of the H8/3024 Group is shown in figures 1.2 to 1.5. Differences in the H8/3024 Group pin arrangements are shown in table 1.2. Except for the differences shown in table 1.2, the pin arrangements are the same.

#### Table 1.2 Comparison of H8/3024 Group Pin Arrangements

Package	Pin Number	H8/3024F-ZTAT	H8/3026F-ZTAT		H8/3026 Mask ROM Version
FP-100B (TFP-100B)	10	FWE	FWE	RESO	RESO
FP-100A	12	FWE	FWE	RESO	RESO



### Figure 1.2 Pin Arrangement of H8/3024F-ZTAT, H8/3026F-ZTAT, H8/3024 Mask ROM Version, and H8/3026 Mask ROM Version (FP-100B or TFP-100B Package, Top View)



#### Figure 1.3 Pin Arrangement of H8/3024F-ZTAT, H8/3026F-ZTAT, H8/3024 Mask ROM Version, and H8/3026 Mask ROM Version (FP-100A Package, Top View)

### 1.3.2 Pin Functions

Table 1.3 summarizes the pin functions.

### Table 1.3Pin Functions

		Pin	No.					
Туре	Symbol	FP-100B TFP-100B	FP-100A	I/O	Name	and Fur	nction	
Power	V <sub>CC</sub>	1, 35, 68	3, 37, 70	Input	<b>Power:</b> For connection to the power supply. Connect all $V_{CC}$ pins to the system power supply.			
	V <sub>SS</sub>	11, 22, 44, 57, 65, 92	13, 24, 46, 59, 67, 94	Input		ct all Vs		n to ground (0 V). the 0-V system power
Clock	XTAL	67	69	Input	For connection to a crystal resonator. For examples of crystal resonator and external clock input, see section 19, Clock Pulse Generator.			
	EXTAL	66	68	Input	of an e crystal	xternal o resonat	clock sigr	stal resonator or input nal. For examples of kternal clock input, see Generator.
	¢	61	63	Output		<b>n clock</b> : al device		s the system clock to
Operating mode control	$MD_2$ to $MD_0$	75 to 73	77 to 75	Input	<b>Mode 2 to mode 0:</b> For setting the operating mode, as follows. Inputs at these pins must not be changed during operation.			s at these pins must
					$MD_2$	$MD_1$	$MD_0$	Operating Mode
					0	0	0	Setting prohibited
					0	0	1	Mode 1
					0	1	0	Mode 2
					0	1	1	Mode 3
					1	0	0	Mode 4
					1	0	1	Mode 5
					1	1	0	Mode 6
					1	1	1	Mode 7



		Pin	No.		
Туре	Symbol	FP-100B TFP-100B	FP-100A	I/O	Name and Function
System control	RES	63	65	Input	<b>Reset input:</b> When driven low, this pin resets the chip. This pin must be driven low at power-up.
	RESO	10	12	Output	Reset output (On-chip mask ROM versions): Outputs the reset signal generated by the watchdog timer to external devices
	FWE	10	12	Input	Write enable signal (On-chip flash memory versions): Flash memory programming control signal
	STBY	62	64	Input	<b>Standby:</b> When driven low, this pin forces a transition to hardware standby mode
	BREQ	59	61	Input	<b>Bus request:</b> Used by an external bus master to request the bus right
	BACK	60	62	Output	Bus request acknowledge: Indicates that the bus has been granted to an external bus master
Interrupts	NMI	64	66	Input	Nonmaskable interrupt: Requests a nonmaskable interrupt
	IRQ₅ to IRQ₀	17, 16, 90 to 87	19, 18, 92 to 89	Input	Interrupt request 5 to 0: Maskable interrupt request pins
Address bus	$A_{23}$ to $A_0$	97 to 100, 56 to 45, 43 to 36	99, 100, 1, 2, 58 to 47, 45 to 38	Output	Address bus: Outputs address signals
Data bus	$D_{15}$ to $D_0$	34 to 23, 21 to 18	36 to 25, 23 to 20	•	Data bus: Bidirectional data bus
Bus control	$\frac{\overline{CS}_7}{\overline{CS}_0}$ to	2 to 5, 88 to 91	4 to 7, 90 to 93	Output	Chip select: Select signals for areas 7 to 0
	ĀS	69	71	Output	Address strobe: Goes low to indicate valid address output on the address bus
	RD	70	72	Output	<b>Read:</b> Goes low to indicate reading from the external address space
	HWR	71	73	Output	<b>High write:</b> Goes low to indicate writing to the external address space; indicates valid data on the upper data bus $(D_{15} \text{ to } D_8)$ .
	LWR	72	74	Output	<b>Low write:</b> Goes low to indicate writing to the external address space; indicates valid data on the lower data bus $(D_7 \text{ to } D_0)$ .

		Pin	No.	_	
Туре	Symbol	FP-100B TFP-100B	FP-100A	I/O	Name and Function
Bus control	WAIT	58	60	Input	<b>Wait:</b> Requests insertion of wait states in bus cycles during access to the external address space
16-bit timer	TCLKD to TCLKA	96 to 93	98 to 95	Input	Clock input D to A: External clock inputs
	TIOCA <sub>2</sub> to TIOCA <sub>0</sub>	99, 97, 95	1, 99, 97	Input/ output	Input capture/output compare A2 to A0: GRA2 to GRA0 output compare or input capture, or PWM output
	TIOCB <sub>2</sub> to TIOCB <sub>0</sub>	100, 98, 96	2, 100, 98	Input/ output	Input capture/output compare B2 to B0: GRB2 to GRB0 output compare or input capture
8-bit timer	TMO <sub>0</sub> , TMO <sub>2</sub>	2, 4	4, 6	Output	Compare match output: Compare match output pins
-	TMIO <sub>1</sub> , TMIO <sub>3</sub>	3, 5	5, 7	Input/ output	Input capture input/compare match output: Input capture input or compare match output pins
	TCLKD to TCLKA	96 to 93	98 to 95	Input	<b>Counter external clock input:</b> These pins input an external clock to the counters.
Program- mable timing pattern controller (TPC)	TP <sub>15</sub> to TP <sub>0</sub>	9 to 2, 100 to 93	11 to 4, 2, 1, 100 to 95	Output	TPC output 15 to 0: Pulse output
Serial communi-	TxD <sub>1</sub> , TxD <sub>0</sub>	13, 12	15, 14	Output	Transmit data (channels 0, 1): SCI data output
cation interface (SCI)	RxD₁, RxD₀	15, 14	17, 16	Input	Receive data (channels 0, 1): SCI data input
(301)	SCK₁, SCK₀	17, 16	19, 18	Input/ output	Serial clock (channels 0, 1): SCI clock input/output
A/D converter	$AN_7$ to $AN_0$	85 to 78	87 to 80	Input	Analog 7 to 0: Analog input pins
	ADTRG	90	92	Input	<b>A/D conversion external trigger input:</b> External trigger input for starting A/D conversion

		Pin	No.		
Туре	Symbol	FP-100B TFP-100B	FP-100A	I/O	Name and Function
D/A converter	DA <sub>1</sub> , DA <sub>0</sub>	85, 84	87, 86	Output	Analog output: Analog output from the D/A converter
Analog power supply	AV <sub>CC</sub>	76	78	Input	Power supply pin for the A/D and D/A converters. Connect to the system power supply when not using the A/D and D/A converters.
Analog power	$AV_{SS}$	86	88	Input	Ground pin for the A/D and D/A converters. Connect to system ground (0 V).
supply	V <sub>REF</sub>	77	79	Input	Reference voltage input pin for the A/D and D/A converters. Connect to the system power supply when not using the A/D and D/A converters.
I/O ports	P1 <sub>7</sub> to P1 <sub>0</sub>	43 to 36	45 to 38	Input/ output	<b>Port 1:</b> Eight input/output pins. The direction of each pin can be selected in the port 1 data direction register (P1DDR).
	P27 to P20	52 to 45	54 to 47	Input/ output	<b>Port 2:</b> Eight input/output pins. The direction of each pin can be selected in the port 2 data direction register (P2DDR).
	$P3_7$ to $P3_0$	34 to 27	36 to 29	Input/ output	<b>Port 3:</b> Eight input/output pins. The direction of each pin can be selected in the port 3 data direction register (P3DDR).
	P4 <sub>7</sub> to P4 <sub>0</sub>	26 to 23, 21 to 18	28 to 25, 23 to 20	•	<b>Port 4:</b> Eight input/output pins. The direction of each pin can be selected in the port 4 data direction register (P4DDR).
	$P5_3$ to $P5_0$	56 to 53	58 to 55	Input/ output	<b>Port 5:</b> Four input/output pins. The direction of each pin can be selected in the port 5 data direction register (P5DDR).
	P67 to P60	61, 72 to 69, 60 to 58	63, 74 to 71, 62 to 60	Input/ output	<b>Port 6:</b> Eight input/output pins. The direction of each pin can be selected in the port 6 data direction register (P6DDR).
	P77 to P70	85 to 78	87 to 80	Input	Port 7: Eight input pins
	$P8_4$ to $P8_0$	91 to 87	93 to 89	Input/ output	<b>Port 8:</b> Five input/output pins. The direction of each pin can be selected in the port 8 data direction register (P8DDR).
	P9 <sub>5</sub> to P9 <sub>0</sub>	17 to 12	19 to 14	Input/ output	<b>Port 9:</b> Six input/output pins. The direction of each pin can be selected in the port 9 data direction register (P9DDR).

		Pin No.						
Туре	Symbol	FP-100B TFP-100B	FP-100A	I/O	Name and Function			
I/O ports	PA <sub>7</sub> to PA <sub>0</sub>	100 to 93	, ,	Input/ output	<b>Port A:</b> Eight input/output pins. The direction of each pin can be selected in the port A data direction register (PADDR).			
	PB <sub>7</sub> to PB <sub>0</sub>	9 to 2	11 to 4	Input/ output	<b>Port B:</b> Eight input/output pins. The direction of each pin can be selected in the port B data direction register (PBDDR).			



#### Section 1 Overview

#### **1.3.3** Pin Assignments in Each Mode

Table 1.4 lists the pin assignments in each mode.

### Table 1.4 Pin Assignments in Each Mode (FP-100B or TFP-100B, FP-100A)

Pin	No.				Pin Name			
FP-100B TFP-100B	FP-100A	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
1	3	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
2	4	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub>
3	5	PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub> /CS <sub>6</sub>	$\frac{PB_1/TP_9}{TMIO_1/\overline{CS}_6}$	$\frac{PB_1/TP_9}{TMIO_1/\overline{CS}_6}$	PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub> /CS <sub>6</sub>	$\frac{PB_1/TP_9}{TMIO_1/\overline{CS}_6}$	PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub>	PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub>
4	6	PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub> /CS <sub>5</sub>	$\frac{PB_2/TP_{10}}{TMO_2/CS_5}$	$\frac{PB_2/TP_{10}}{TMO_2/CS_5}$	$\frac{PB_2/TP_{10}}{TMO_2/CS_5}$	PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub> /CS <sub>5</sub>	PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub>	PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub>
5	7	$\frac{PB_3/TP_{11}}{TMIO_3/\overline{CS}_4}$	$\frac{PB_3/TP_{11}/}{TMIO_3/\overline{CS}_4}$	$\frac{PB_3/TP_{11}}{TMIO_3/CS_4}$	$\frac{PB_3/TP_{11}}{TMIO_3/CS_4}$	$\frac{PB_3/TP_{11}}{TMIO_3/\overline{CS}_4}$	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub>	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub>
6	8	$PB_4/TP_{12}$	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub>
7	9	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub>
8	10	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>	PB <sub>6</sub> /TP <sub>14</sub>
9	11	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB <sub>7</sub> /TP <sub>15</sub>
10	12	RESO/ FWE <sup>*3</sup>	RESO/ FWE <sup>*3</sup>	RESO/ FWE <sup>*3</sup>	RESO/ FWE <sup>*3</sup>			RESO/ FWE <sup>*3</sup>
11	13	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> V <sub>SS</sub>		V <sub>SS</sub>
12	14	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub> P9 <sub>0</sub> /TxD <sub>0</sub>		P9 <sub>0</sub> /TxD <sub>0</sub>
13	15	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>
14	16	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>
15	17	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>
16	18	$\frac{P9_4/SCK_0}{IRQ_4}$	$\frac{P9_4}{IRQ_4}/SCK_0/$	$\frac{P9_4}{IRQ_4}/SCK_0/$	$\frac{P9_4}{IRQ_4}/SCK_0/$	$\frac{P9_4}{IRQ_4}/SCK_0/$	$\frac{P9_4}{IRQ_4}/SCK_0/$	$\frac{P9_4}{IRQ_4}/SCK_0/$
17	19	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$	$\frac{P9_5}{IRQ_5}/SCK_1/$
18	20	P4 <sub>0</sub> /D <sub>0</sub> <sup>*1</sup>	P40/D0*2	P40/D0*1	P40/D0*2	P4 <sub>0</sub> /D <sub>0</sub> <sup>*1</sup>	P4 <sub>0</sub>	P4 <sub>0</sub>
19	21	P4 <sub>1</sub> /D <sub>1</sub> <sup>*1</sup>	P41/D1*2	P41/D1*1	P41/D1*2	P41/D1*1	P4 <sub>1</sub>	P4 <sub>1</sub>
20	22	P4 <sub>2</sub> /D <sub>2</sub> *1	P42/D2*2	P4 <sub>2</sub> /D <sub>2</sub> <sup>*1</sup>	P4 <sub>2</sub> /D <sub>2</sub> *2	P4 <sub>2</sub> /D <sub>2</sub> *1	P4 <sub>2</sub>	P4 <sub>2</sub>
21	23	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub> /D <sub>3</sub> *2	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub> /D <sub>3</sub> *2	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub>	P4 <sub>3</sub>
22	24	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
23	25	P4 <sub>4</sub> /D <sub>4</sub> <sup>*1</sup>	P4 <sub>4</sub> /D <sub>4</sub> <sup>*2</sup>	P4 <sub>4</sub> /D <sub>4</sub> <sup>*1</sup>	P4 <sub>4</sub> /D <sub>4</sub> *2	P4 <sub>4</sub> /D <sub>4</sub> <sup>*1</sup>	P4 <sub>4</sub>	P4 <sub>4</sub>

Pin No.		Pin Name										
FP-100B TFP-100B	FP-100A	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7				
24	26	P4 <sub>5</sub> /D <sub>5</sub> *1	P45/D5*2	P4 <sub>5</sub> /D <sub>5</sub> *1	P45/D5*2	P4 <sub>5</sub> /D <sub>5</sub> *1	P4 <sub>5</sub>	P4 <sub>5</sub>				
25	27	P4 <sub>6</sub> /D <sub>6</sub> *1	P4 <sub>6</sub> /D <sub>6</sub> *2	P4 <sub>6</sub> /D <sub>6</sub> *1	P4 <sub>6</sub> /D <sub>6</sub> *2	P4 <sub>6</sub> /D <sub>6</sub> *1	P4 <sub>6</sub>	P4 <sub>6</sub>				
26	28	P47/D7*1	P47/D7*2	P47/D7*1	P47/D7*2	P47/D7*1	P4 <sub>7</sub>	P4 <sub>7</sub>				
27	29	D <sub>8</sub>	P3 <sub>0</sub>	P3 <sub>0</sub>								
28	30	D <sub>9</sub>	P3 <sub>1</sub>	P3 <sub>1</sub>								
29	31	D <sub>10</sub>	P3 <sub>2</sub>	P32								
30	32	D <sub>11</sub>	P33	P33								
31	33	D <sub>12</sub>	P34	P34								
32	34	D <sub>13</sub>	P35	P35								
33	35	D <sub>14</sub>	P3 <sub>6</sub>	P3 <sub>6</sub>								
34	36	D <sub>15</sub>	P3 <sub>7</sub>	P3 <sub>7</sub>								
35	37	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>cc</sub>								
36	38	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	P1 <sub>0</sub> /A <sub>0</sub>	P1 <sub>0</sub>	P10				
37	39	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	P1 <sub>1</sub> /A <sub>1</sub>	P1 <sub>1</sub>	P1 <sub>1</sub>				
38	40	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>	P1 <sub>2</sub> /A <sub>2</sub>	P1 <sub>2</sub>	P1 <sub>2</sub>				
39	41	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	P1 <sub>3</sub> /A <sub>3</sub>	P1 <sub>3</sub>	P1 <sub>3</sub>				
40	42	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	P1 <sub>4</sub> /A <sub>4</sub>	P1 <sub>4</sub>	P1 <sub>4</sub>				
41	43	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	P1 <sub>5</sub> /A <sub>5</sub>	P1₅	P1 <sub>5</sub>				
42	44	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	P1 <sub>6</sub> /A <sub>6</sub>	P1 <sub>6</sub>	P1 <sub>6</sub>				
43	45	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>	P17/A7	P1 <sub>7</sub>	P17				
44	46	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>								
45	47	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	P20/A8	P2 <sub>0</sub>	P2 <sub>0</sub>				
46	48	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	P21/A9	P2 <sub>1</sub>	P2 <sub>1</sub>				
47	49	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	P2 <sub>2</sub> /A <sub>10</sub>	P2 <sub>2</sub>	P2 <sub>2</sub>				
48	50	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	P2 <sub>3</sub> /A <sub>11</sub>	P2 <sub>3</sub>	P2 <sub>3</sub>				
49	51	A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>	P2 <sub>4</sub> /A <sub>12</sub>	P2 <sub>4</sub>	P2 <sub>4</sub>				
50	52	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	P2 <sub>5</sub> /A <sub>13</sub>	P2 <sub>5</sub>	P2₅				
51	53	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	P2 <sub>6</sub> /A <sub>14</sub>	P2 <sub>6</sub>	P2 <sub>6</sub>				
52	54	A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	P27/A15	P2 <sub>7</sub>	P2 <sub>7</sub>				
53	55	A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>	P5 <sub>0</sub> /A <sub>16</sub>	P50	P5 <sub>0</sub>				
54	56	A <sub>17</sub>	A <sub>17</sub>	A <sub>17</sub>	A <sub>17</sub>	P5 <sub>1</sub> /A <sub>17</sub>	P5₁	P51				
55	57	A <sub>18</sub>	A <sub>18</sub>	A <sub>18</sub>	A <sub>18</sub>	P5 <sub>2</sub> /A <sub>18</sub>	P5 <sub>2</sub>	P5 <sub>2</sub>				
56	58	A <sub>19</sub>	A <sub>19</sub>	A <sub>19</sub>	A <sub>19</sub>	P5 <sub>3</sub> /A <sub>19</sub>	P53	P53				

Pin No.			Pin Name										
FP-100B TFP-100B	FP-100A	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7					
57	59	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>									
58	60	P6 <sub>0</sub> /WAIT	P6 <sub>0</sub>	P6 <sub>0</sub>									
59	61	P6 <sub>1</sub> /BREQ	P61	P6 <sub>1</sub>									
60	62	P6 <sub>2</sub> /BACK	P6 <sub>2</sub>	P6 <sub>2</sub>									
61	63	¢	φ	φ	φ	P6 <sub>7</sub> /φ	P6 <sub>7</sub> /φ	P6 <sub>7</sub> /φ					
62	64	STBY	STBY	STBY	STBY	STBY	STBY	STBY					
63	65	RES	RES	RES	RES	RES	RES	RES					
64	66	NMI	NMI	NMI	NMI	NMI	NMI	NMI					
65	67	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>									
66	68	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL					
67	69	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL					
68	70	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>									
69	71	AS	AS	AS	AS	AS	P63	P6 <sub>3</sub>					
70	72	RD	RD	RD	RD	RD	P64	P64					
71	73	HWR	HWR	HWR	HWR	HWR	P65	P65					
72	74	LWR	LWR	LWR	LWR	LWR	P6 <sub>6</sub>	P6 <sub>6</sub>					
73	75	MD <sub>0</sub>	MD <sub>0</sub>	MD <sub>0</sub>									
74	76	MD <sub>1</sub>	MD <sub>1</sub>	MD <sub>1</sub>									
75	77	MD <sub>2</sub>	MD <sub>2</sub>	MD <sub>2</sub>									
76	78	AV <sub>CC</sub>	AV <sub>CC</sub>	AV <sub>CC</sub>									
77	79	V <sub>REF</sub>	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	V <sub>REF</sub>	V <sub>REF</sub>					
78	80	P7 <sub>0</sub> /AN <sub>0</sub>	P7 <sub>0</sub> /AN <sub>0</sub>	P7 <sub>0</sub> /AN <sub>0</sub>									
79	81	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>									
80	82	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> /AN <sub>2</sub>	P7 <sub>2</sub> /AN <sub>2</sub>									
81	83	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> /AN <sub>3</sub>	P7 <sub>3</sub> /AN <sub>3</sub>									
82	84	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>									
83	85	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> /AN <sub>5</sub>	P7 <sub>5</sub> /AN <sub>5</sub>									
84	86	P76/AN6/DA	0P76/AN6/DA	0P76/AN6/DA	0 P76/AN6/DA	0P76/AN6/DA	0P76/AN6/DA	0 P76/AN6/DA0					
85	87	P77/AN7/DA	1 P77/AN7/DA	1 P77/AN7/DA	1 P77/AN7/DA	1 P77/AN7/DA	1 P77/AN7/DA	A1P77/AN7/DA1					
86	88	AV <sub>SS</sub>	AV <sub>SS</sub>	AV <sub>SS</sub>									
87	89	P8 <sub>0</sub> /IRQ <sub>0</sub>	P8 <sub>0</sub> /ĪRQ <sub>0</sub>	P8 <sub>0</sub> /IRQ <sub>0</sub>	P8 <sub>0</sub> /IRQ <sub>0</sub>								
88	90	$\frac{P8_1}{CS_3}/\overline{IRQ}_1/$	$\frac{P8_1}{CS_3}/\overline{IRQ_1}/$	$\frac{P8_1}{CS_3}/\overline{IRQ_1}/$	$\frac{P8_1}{CS_3}/\overline{IRQ_1}/$	$\frac{P8_1}{CS_3}/\overline{IRQ}_1/$	P8 <sub>1</sub> /ĪRQ <sub>1</sub>	P8 <sub>1</sub> /IRQ <sub>1</sub>					

Pin	No.				Pin Name						
FP-100B TFP-100B	FP-100A	Mode 1 Mode 2 Mode 3 Mode 4 Mode 5 Mode 6 Mode 7									
89	91	$\frac{P8_2}{CS_2}/\overline{IRQ}_2/$	$\frac{P8_2}{CS_2}/$			$\frac{P8_2}{\overline{CS}_2} = \frac{P8_2}{\overline{CS}_2}$	$P8_2/\overline{IRQ}_2$	P8 <sub>2</sub> /ĪRQ <sub>2</sub>			
90	92	$\frac{P8_3}{\overline{CS}_1}/\frac{\overline{CS}_3}{\overline{ADTRG}}$	P8 <sub>3</sub> /IRQ <sub>3</sub> / CS <sub>1</sub> / ADTRG	P8 <sub>3</sub> /IRQ <sub>3</sub> / CS <sub>1</sub> / ADTRG	P8 <sub>3</sub> /IRQ <sub>3</sub> / CS <sub>1</sub> / ADTRG	$\frac{P8_3}{\overline{CS}_1}/\frac{\overline{CS}_3}{\overline{ADTRG}}$	P8 <sub>3</sub> /IRQ <sub>3</sub> / ADTRG	P8 <sub>3</sub> /IRQ <sub>3</sub> / ADTRG			
91	93	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	P84	P84			
92	94	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>			
93	95	PA₀/TP₀/ TCLKA	PA₀/TP₀/ TCLKA	PA₀/TP₀/ TCLKA	PA₀/TP₀/ TCLKA	PA <sub>0</sub> /TP <sub>0</sub> / TCLKA	PA₀/TP₀/ TCLKA	PA₀/TP₀/ TCLKA			
94	96	PA₁/TP₁/ TCLKB	PA₁/TP₁/ TCLKB	PA <sub>1</sub> /TP <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TCLKB	PA₁/TP₁/ TCLKB			
95	97	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC			
96	98	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD			
97	99	PA4/TP4/ TIOCA1	PA4/TP4/ TIOCA1	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub>	PA₄/TP₄/ TIOCA1			
98	100	PA₅/TP₅/ TIOCB₁	PA₅/TP₅/ TIOCB1	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub>	PA₅/TP₅/ TIOCB₁			
99	1	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>			
100	2	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	A <sub>20</sub>	A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	PA7/TP7/ TIOCB2			

Notes: 1. In modes 1, 3, and 5 the P4<sub>0</sub> to P4<sub>7</sub> functions of pins P4<sub>0</sub>/D<sub>0</sub> to P4<sub>7</sub>/D<sub>7</sub> are selected after a reset, but they can be changed by software.

2. In modes 2 and 4 the  $D_0$  to  $D_7$  functions of pins  $P4_0/D_0$  to  $P4_7/D_7$  are selected after a reset, but they can be changed by software.

3. Functions as RESO in the mask ROM versions, and as FWE in the on-chip flash memory versions. Functions as the programming control signal in modes 5 and 7.

# 1.4 Caution on Crystal Resonator Connection

The H8/3024 Group support an operating frequency of up to 25 MHz. If a crystal resonator with a frequency higher than 20 MHz is connected, attention must be paid to circuit constants such as external load capacitance values. For details see section 19.2.1, Connecting a Crystal Resonator.

# Section 2 CPU

### 2.1 Overview

The H8/300H CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU. The H8/300H CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.

#### 2.1.1 Features

The H8/300H CPU has the following features.

- Upward compatibility with H8/300 CPU Can execute H8/300 Series object programs
- General-register architecture Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- 64 basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, or @aa:24]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8, PC) or @(d:16, PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte linear address space
- High-speed operation
  - All frequently-used instructions execute in two to four states
  - Maximum clock frequency: 25 MHz
  - 8/16/32-bit register-register add/subtract: 80 ns@25 MHz
  - 8 × 8-bit register-register multiply: 560 ns@25 MHz
  - 16 ÷ 8-bit register-register divide: 560 ns@25 MHz

- $16 \times 16$ -bit register-register multiply: 0.88  $\mu$ s@25 MHz
- $32 \div 16$ -bit register-register divide: 0.88  $\mu$ s@25 MHz
- Two CPU operating modes
  - Normal mode
  - Advanced mode
- Low-power mode

Transition to power-down state by SLEEP instruction

### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8/300H has the following enhancements.

• More general registers

Eight 16-bit registers have been added.


- Expanded address space
  - Advanced mode supports a maximum 16-Mbyte address space.
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
- Enhanced addressing

The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.

- Enhanced instructions
  - Data transfer, arithmetic, and logic instructions can operate on 32-bit data.
  - Signed multiply/divide instructions and other instructions have been added.

# 2.2 CPU Operating Modes

The H8/300H CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports up to 16 Mbytes.



### Figure 2.1 CPU Operating Modes

## 2.3 Address Space

Figure 2.2 shows a simple memory map for the H8/3024 Group. The H8/300H CPU can address a linear address space with a maximum size of 64 kbytes in normal mode, and 16 Mbytes in advanced mode. For further details see section 3.6, Memory Map in Each Operating Mode.

The 1-Mbyte operating modes use 20-bit addressing. The upper 4 bits of effective addresses are ignored.




Figure 2.2 Memory Map

Section 2 CPU

# 2.4 Register Configuration

### 2.4.1 Overview

The H8/300H CPU has the internal registers shown in figure 2.3. There are two types of registers: general registers and control registers.




Figure 2.3 CPU Registers

#### 2.4.2 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used without distinction between data registers and address registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. When the general registers are used as 32-bit registers or as address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit registers.

Figure 2.4 illustrates the usage of the general registers. The usage of each register can be selected independently.




Figure 2.4 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.5 shows the stack.

# Renesas




Figure 2.5 Stack

### 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC) and the 8-bit condition code register (CCR).

#### **Program Counter (PC)**

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

#### Condition Code Register (CCR)

This 8-bit register contains internal CPU status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

**Bit 7—Interrupt Mask Bit (I):** Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.

**Bit 6—User Bit or Interrupt Mask Bit (UI):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. For details see section 5, Interrupt Controller.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

**Bit 4—User Bit (U):** Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit of data, regarded as the sign bit.

Bit 2-Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

**Bit 1—Overflow Flag (V):** Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

**Bit 0—Carry Flag (C):** Set to 1 when a carry is generated by execution of an operation, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave flag bits unchanged. Operations can be performed on CCR by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List. For the I and UI bits, see section 5, Interrupt Controller.

#### 2.4.4 Initial CPU Register Values

In reset exception handling, PC is initialized to a value loaded from the vector table, and the I bit in CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the initial value of the stack pointer (ER7) is also undefined. The stack pointer (ER7) must therefore be initialized by an MOV.L instruction executed immediately after a reset.

### Renesas

# 2.5 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

#### 2.5.1 General Register Data Formats

Figures 2.6 and 2.7 show the data formats in general registers.

Data Type	General Register	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7         0           Don't care         7         6         5         4         3         2         1         0
4-bit BCD data	RnH	7 4 3 0 Upper digit Lower digit Don't care
4-bit BCD data	RnL	7     4     3     0       Don't care     Upper digit     Lower digit
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	Don't care MSB LSB
Legend: RnH: General registe RnL: General registe		

Figure 2.6 General Register Data Formats




Figure 2.7 General Register Data Formats

#### 2.5.2 Memory Data Formats

Figure 2.8 shows the data formats on memory. The H8/300H CPU can access word data and longword data on memory, but word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, no address error occurs but the least significant bit of the address is regarded as 0, so the access starts at the preceding address. This also applies to instruction fetches.




Figure 2.8 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size should be word size or longword size.



### 2.6 Instruction Set

### 2.6.1 Instruction Set Overview

The H8/300H CPU has 64 types of instructions, which are classified in table 2.1.

Table 2.1	Instruction	Classification
-----------	-------------	----------------

Function	Instruction	Types
Data transfer	MOV, PUSH <sup>*1</sup> , POP <sup>*1</sup> , MOVTPE <sup>*2</sup> , MOVFPE <sup>*2</sup>	5
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, MULXS, DIVXU, DIVXS, CMP, NEG, EXTS, EXTU	18
Logic operations	AND, OR, XOR, NOT	4
Shift operations	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc <sup>*3</sup> , JMP, BSR, JSR, RTS	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	9
Block data transfer	EEPMOV	1

Total 64 types

- Notes: 1. POP.W Rn is identical to MOV.W @SP+, Rn. PUSH.W Rn is identical to MOV.W Rn, @-SP. POP.L ERn is identical to MOV.L @SP+, Rn. PUSH.L ERn is identical to MOV.L Rn, @-SP.
  - 2. Not available in the H8/3024 Group.
  - 3. Bcc is a generic branching instruction.

### 2.6.2 Instructions and Addressing Modes

Table 2.2 indicates the instructions available in the H8/300H CPU.

#### Table 2.2Instructions and Addressing Modes

							Addr	essing N	lodes					
Function	Instruction	XX#	Rn	@ERn	@(d:16, ERn)	@(d:24, ERn)	@ERn+/@-ERn	@aa:8	@aa:16	@aa:24	@(d:8, PC)	@ (d:16, PC)	@ @ aa:8	I
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL	_		_	_
transfer	POP, PUSH	-	_	_	_	_	_	_	_	_	_		_	WL
	MOVFPE,	_	_	_	_	_	_	_	_	_	_		_	_
	MOVTPE													
Arithmetic	ADD, CMP	BWL	BWL	—	—	_	—	_	_	_	_		_	_
operations	SUB	WL	BWL	—	_	_	—	_	_	_	_	I	_	_
	ADDX, SUBX	В	В	—	—	_	—	_	_	_	_		_	_
	ADDS, SUBS	_	L	—	_	_	—	_	_	_	_	I	_	_
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	-	_	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	-	_	_
	MULXU,	_	BW	_	_	_	_	_	_	_	_	-	_	_
	MULXS,													
	DIVXU,													
	DIVXS													
	NEG	_	BWL	_	_	_	_	_	_	_	_	-	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	-	_	_
Logic	AND, OR, XOR	_	BWL	_	_	_	_	_	_	_	_		_	_
operations	NOT	_	BWL	_	_	_	_	_	_	_	_	-	_	_
Shift instruction	ons	_	BWL	_	_	_	_	_	_	_	_		_	_
Bit manipulati	ion	_	В	В	_	_	_	В	_	_	_	-	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_	_	_	_	-	_	_
	JMP, JSR	_	_	0	_	_	_	_	_	_	0	0	_	_
	RTS	_	_	_	_	_	_	_	_	0	_	-	0	_
System	TRAPA	_	_	_	_	_	—	_	_	_	_	I	_	0
control	RTE	_	_	_	_	_	_	_	_	_	_	-	_	0
	SLEEP	_	_	_	_	_	_	_	_	_	_	-	_	0
	LDC	В	В	W	W	W	W	_	W	W	_	_	_	0
	STC	_	В	W	W	W	W	_	W	W	_	_	_	_
	ANDC, ORC, XORC	В	—	-	-	—	-	—	-	—	—	-	—	—
	NOP	-	—	_	_	—	_	—	-	_	—	_	_	0
Block data tra	ansfer	-	_	_	_	_	_	_	_	_	_	_	_	BW

Note: B: Byte

W: Word

L: Longword



#### 2.6.3 Tables of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The operation notation used in these tables is defined next.

### **Operation Notation**

Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)*
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition code register
N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
$\oplus$	Exclusive OR logical
$\rightarrow$	Move
7	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit data or address registers (ER0 to ER7).

 Table 2.3
 Data Transfer Instructions

1 4010 210	Dutu I	
Instruction	Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
		Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	$(EAs) \rightarrow Rd$
		Cannot be used in this LSI.
MOVTPE	В	$Rs \to (EAs)$
		Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$
		Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. Similarly, POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn  o @-SP
		Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. Similarly, PUSH.L ERn is identical to MOV.L ERn, @-SP.
Note: * Size	refers to	the operand size.
B: E	Byte	

W: Word

L: Longword



Table 2.4	Arithmetic	Operation	Instructions
-----------	------------	-----------	--------------

....

Instruction	Size*	Function
ADD,SUB	B/W/L	$Rd \pm Rs \to Rd,  Rd \pm \#IMM \to Rd$
		Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register. (Immediate byte data cannot be subtracted from data in a general register. Use the SUBX or ADD instruction.)
ADDX, SUBX	В	$Rd \pm Rs \pm C \to Rd,  Rd \pm \#IMM \pm C \to Rd$
		Performs addition or subtraction with carry or borrow on data in two general registers, or on immediate data and data in a general register.
INC,	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
DEC		Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS,	L	$Rd \pm 1 \to Rd,  Rd \pm 2 \to Rd,  Rd \pm 4 \to Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA,	В	Rd decimal adjust $\rightarrow$ Rd
DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$
		Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$
		Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.



#### Section 2 CPU

Instruction	Size*	Function
DIVXU	B/W	$Rd \div Rs \to Rd$
		Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder
DIVXS	B/W	$Rd \div Rs \to Rd$
		Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder, or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder
CMP	B/W/L	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another general register or with immediate data, and sets CCR according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$
		Takes the two's complement (arithmetic complement) of data in a general register.
EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd
		Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by extending the sign bit.
EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd
		Extends byte data in the lower 8 bits of a 16-bit register to word data, or extends word data in the lower 16 bits of a 32-bit register to longword data, by padding with zeros.
Note: * Size	refers to	the operand size.
B: E	Byte	
W- V	Nord	

W: Word

L: Longword



Instruction	Size*	Function
AND	B/W/L	$Rd \land Rs \to Rd,  Rd \land \#IMM \to Rd$
		Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \to Rd, \ Rd \lor \#IMM \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \to Rd,  Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	$\neg \operatorname{Rd} \to \operatorname{Rd}$
		Takes the one's complement (logical complement) of general register contents.
Noto: * Sizo	roforo to	the operand size

#### Table 2.5 Logic Operation Instructions

Note: \* Size refers to the operand size.

B: Byte

W: Word

L: Longword

#### Table 2.6Shift Instructions

#### Instruction Size\* Function

SHAL,	B/W/L	$Rd (shift) \rightarrow Rd$
SHAR		Performs an arithmetic shift on general register contents.
SHLL,	B/W/L	$Rd (shift) \rightarrow Rd$
SHLR		Performs a logical shift on general register contents.
ROTL,	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$
ROTR		Rotates general register contents.
ROTXL,	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$
ROTXR		Rotates general register contents, including the carry bit.

Note: \* Size refers to the operand size.

B: Byte

W: Word

L: Longword

Table 2.7 Bit Manipulation Instructions				
Size*	Function			
В	$1 \rightarrow (\text{-bit-No.> of -EAd>})$			
	Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.			
В	$0 \rightarrow (\text{ of })$			
	Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.			
В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>			
	Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.			
В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z</ead></bit-no.>			
	Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower 3 bits of a general register.			
В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \to C$			
	ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.			
	The bit number is specified by 3-bit immediate data.			
В	$C \land [\neg (<\!bit\!-\!No.\!> of <\!\mathsf{E\!Ad\!\!>)] \to C}$			
	ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.			
	The bit number is specified by 3-bit immediate data.			
	Size* B B B B B B			

#### Table 2.7Bit Manipulation Instructions



Instruction	Size*	Function
BOR	В	$C \lor ( of ) \to C$
		ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BIOR	В	$C \lor [\neg (sbit-No.>of )] \to C$
		ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BXOR	В	$C \oplus (<\!bit-\!No.\!> of <\!EAd\!>) \to C$
		Exclusive-ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BIXOR	В	$C \oplus [\neg (<\!bit-No.\!> of <\!EAd\!>)] \to C$
		Exclusive-ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BLD	В	$(\text{sbit-No.} \text{ of } \text{}) \rightarrow C$
		Transfers a specified bit in a general register or memory operand to the carry flag.
		The bit number is specified by 3-bit immediate data.
BILD	В	$\neg \text{ ( of )} \rightarrow C$
		Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.
		The bit number is specified by 3-bit immediate data.
BST	В	$C \rightarrow \text{ ( of )}$
		Transfers the carry flag value to a specified bit in a general register or memory operand.
		The bit number is specified by 3-bit immediate data.
BIST	В	$C \rightarrow \neg$ ( <bit-no.> of <ead>)</ead></bit-no.>
		Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.
		The bit number is specified by 3-bit immediate data.

Note: \* Size refers to the operand size.

B: Byte

#### Table 2.8Branching Instructions

Function						
-	Branches to a specified address if address specified condition is met. The branching conditions are listed below.					
Mnemonic	Description	Condition				
BRA (BT)	Always (true)	Always				
BRN (BF)	Never (false)	Never				
BHI	High	$C \lor Z = 0$				
BLS	Low or same	C ∨ Z = 1				
Bcc (BHS)	Carry clear (high or same)	C = 0				
BCS (BLO)	Carry set (low)	C = 1				
BNE	Not equal	Z = 0				
BEQ	Equal	Z = 1				
BVC	Overflow clear	V = 0				
BVS	Overflow set	V = 1				
BPL	Plus	N = 0				
BMI	Minus	N = 1				
BGE	Greater or equal	$N \oplus V = 0$				
BLT	Less than	N ⊕ V = 1				
BGT	Greater than	$Z \vee (N \oplus V) = 0$				
BLE	Less or equal	$Z \lor (N \oplus V) = 1$				
Branches uncon	ditionally to a specified address					
	• •					
	Branches to a sp branching conditi Mnemonic BRA (BT) BRN (BF) BHI BLS BCC (BHS) BCS (BLO) BNE BEQ BVC BVC BVS BPL BMI BGE BLT BGT BLE Branches uncond Branches to a su	Branches to a specified address if address specified branching conditions are listed below.MnemonicDescriptionBRA (BT)Always (true)BRN (BF)Never (false)BHIHighBLSLow or sameBcc (BHS)Carry clear (high or same)BCS (BLO)Carry set (low)BNENot equalBEQEqualBVCOverflow clearBVSOverflow setBPLPlusBMIMinusBGEGreater or equalBLTLess thanBGTGreater than				



Instruction	Size*	Function
TRAPA	_	Starts trap-instruction exception handling
RTE	—	Returns from an exception-handling routine
SLEEP	—	Causes a transition to the power-down state
LDC	B/W	$(EAs) \rightarrow CCR$
		Moves the source operand contents to the condition code register. The condition code register size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	$CCR \rightarrow$ (EAd)
		Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate data.
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs the condition code register with immediate data.
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically exclusive-ORs the condition code register with immediate data.
NOP	—	$PC + 2 \rightarrow PC$
		Only increments the program counter.

#### Table 2.9 System Control Instructions

Note: \* Size refers to the operand size.

B: Byte

W: Word

Instruction	Size	Function
EEPMOV.B		if R4L $\neq$ 0 then repeat @ER5+ $\rightarrow$ @ER6+, R4L – 1 $\rightarrow$ R4L until R4L = 0 else next;
EEPMOV.W		$\begin{array}{ll} \text{if } R4 \neq 0 \text{ then} \\ \text{repeat} & @ER5+ \rightarrow @ER6+, R4-1 \rightarrow R4 \\ \text{until} & R4 = 0 \\ \text{else next;} \end{array}$
		Block transfer instruction. This instruction transfers the number of data bytes specified by R4L or R4, starting from the address indicated by ER5, to the location starting at the address indicated by ER6. At the end of the transfer, the next instruction is executed.

#### Table 2.10 Block Transfer Instruction

#### 2.6.4 Basic Instruction Formats

The H8/300H instructions consist of 2-byte (word) units. An instruction consists of an operation field (OP field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

**Operation Field:** Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first 4 bits of the instruction. Some instructions have two operation fields.

**Register Field:** Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

**Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as 32-bit data in which the first 8 bits are 0 (H'00).

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 2.9 shows examples of instruction formats.



Operation field or	nly							
	ор							
Operation field ar								
	op rn rm							
Operation field, re	Operation field, register fields, and effective address extension							
	EA (disp)							
Operation field, effective address extension, and condition field								
ор	CC	BRA d:8						

**Figure 2.9 Instruction Formats** 

#### 2.6.5 Notes on Use of Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read a byte of data, modify a bit in the byte, then write the byte back. Care is required when these instructions are used to access registers with write-only bits, or to access ports.

Step		Description
1	Read	Read one data byte at the specified address
2	Modify	Modify one bit in the data byte
3	Write	Write the modified data byte back to the specified address

**Example 1:** BCLR is executed to clear bit 0 in the port 4 data direction register (P4DDR) under the following conditions.

 $P4_7$ ,  $P4_6$ : Input pins  $P4_5 - P4_0$ : Output pins

The intended purpose of this BCLR instruction is to switch P40 from output to input.

	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>0</sub>
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
DDR	0	0	1	1	1	1	1	1

#### **Before Execution of BCLR Instruction**

#### **Execution of BCLR Instruction**

BCLR #0, P4DDR ; Execute BCLR instruction on DDR

#### After Execution of BCLR Instruction

	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>0</sub>
Input/output	Output	Input						
DDR	1	1	1	1	1	1	1	0

**Explanation:** To execute the BCLR instruction, the CPU begins by reading P4DDR. Since P4DDR is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to P4DDR to complete the BCLR instruction.

As a result,  $P4_0DDR$  is cleared to 0, making  $P4_0$  an input pin. In addition,  $P4_7DDR$  and  $P4_6DDR$  are set to 1, making  $P4_7$  and  $P4_6$  output pins.

The BCLR instruction can be used to clear flags in the on-chip registers to 0. In the case of the IRQ status register (ISR), for example, a flag must be read as a condition for clearing it, but when using the BCLR instruction, if it is known that a flag has been set to 1 in an interrupt-handling routine, for instance, it is not necessary to read the flag ahead of time.



# 2.7 Addressing Modes and Effective Address Calculation

### 2.7.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except programcounter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or absolute (@aa:8) addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16, ERn)/@(d:24, ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8, PC)/@(d:16, PC)
8	Memory indirect	@@aa:8

#### Table 2.11 Addressing Modes

**1 Register Direct—Rn:** The register field of the instruction code specifies an 8-, 16-, or 32-bit register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

**2 Register Indirect**—@**ERn:** The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand.

**3 Register Indirect with Displacement**—@(**d:16, ERn**) or @(**d:24, ERn**): A 16-bit or 24-bit displacement contained in the instruction code is added to the contents of an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum specify the address of a memory operand. A 16-bit displacement is sign-extended when added.

. .

. .

#### 4 Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn:

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contain the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be even.

Register indirect with pre-decrement—@-ERn
 The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field
 in the instruction code, and the lower 24 bits of the result become the address of a memory
 operand. The result is also stored in the address register. The value subtracted is 1 for byte
 access, 2 for word access, or 4 for longword access. For word or longword access, the resulting
 register value should be even.

**5** Absolute Address—@aa:8, @aa:16, or @aa:24: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), or 24 bits long (@aa:24). For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space. Table 2.12 indicates the accessible address ranges.

Absolute Address	1-Mbyte Modes	16-Mbyte Modes		
8 bits (@aa:8)	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)		
16 bits (@aa:16)	H'00000 to H'07FFF, H'F8000 to H'FFFFF (0 to 32767, 1015808 to 1048575)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF (0 to 32767, 16744448 to 16777215)		
24 bits (@aa:24)	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFFF (0 to 16777215)		

#### Table 2.12 Absolute Address Access Ranges

**6 Immediate—#xx:8, #xx:16, or #xx:32:** The instruction code contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The instruction codes of the ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. The instruction codes of some bit manipulation instructions contain 3-bit immediate data specifying a bit number. The TRAPA instruction code contains 2-bit immediate data specifying a vector address.

7 **Program-Counter Relative**—@(d:8, PC) or @(d:16, PC): This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction code is sign-extended to 24 bits and added to the 24-bit PC contents to generate a 24-bit branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

**8 Memory Indirect**—@@aa:8: This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. See figure 2.10. The upper bits of the 8-bit absolute address are assumed to be 0 (H'0000), so the address range is 0 to 255 (H'000000 to H'0000FF). Note that the first part of this range is also the exception vector area. For further details see section 5, Interrupt Controller.





Figure 2.10 Memory-Indirect Branch Address Specification

When a word-size or longword-size memory operand is specified, or when a branch address is specified, if the specified memory address is odd, the least significant bit is regarded as 0. The accessed data or instruction code therefore begins at the preceding address. See section 2.5.2, Memory Data Formats.

#### 2.7.2 Effective Address Calculation


Table 2.13 explains how an effective address is calculated in each addressing mode. In the 1-Mbyte operating modes the upper 4 bits of the calculated address are ignored in order to generate a 20-bit effective address.




Section 2

CPU

Rev. 2.00 Sep 20, 2005 page 46 of 800 REJ09B0260-0200





# 2.8 Processing States

#### 2.8.1 Overview

The H8/300H CPU has five processing states: the program execution state, exception-handling state, power-down state, reset state, and bus-released state. The power-down state includes sleep mode, software standby mode, and hardware standby mode. Figure 2.11 classifies the processing states. Figure 2.13 indicates the state transitions.

Processing states	Program execution state
	The CPU executes program instructions in sequence
-	Exception-handling state
	A transient state in which the CPU executes a hardware sequence (saving PC and CCR, fetching a vector, etc.) in response to a reset, interrupt, or other exception
-	Bus-released state
	The external bus has been released in response to a bus request signal from a bus master other than the CPU
-	Reset state
	The CPU and all on-chip supporting modules are initialized and halted
	Power-down state Sleep mode
	The CPU is halted to conserve power
	Software standby mode
	Hardware standby mode

Figure 2.11 Processing States

#### 2.8.2 Program Execution State

In this state the CPU executes program instructions in normal sequence.

#### 2.8.3 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU alters the normal program flow due to a reset, interrupt, or trap instruction. The CPU fetches a starting address from the exception vector table and branches to that address. In interrupt and trap exception handling the CPU references the stack pointer (ER7) and saves the program counter and condition code register.


**Types of Exception Handling and Their Priority:** Exception handling is performed for resets, interrupts, and trap instructions. Table 2.14 indicates the types of exception handling and their priority. Trap instruction exceptions are accepted at all times in the program execution state.

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High	Reset	Synchronized with clock	Exception handling starts immediately when RES changes from low to high
Low	Interrupt	End of instruction execution or end of exception handling <sup>*</sup>	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts when a trap (TRAPA) instruction is executed

 Table 2.14
 Exception Handling Types and Priority

Note: \* Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions, or immediately after reset exception handling.

Figure 2.12 classifies the exception sources. For further details about exception sources, vector numbers, and vector addresses, see section 4, Exception Handling, and section 5, Interrupt Controller.



#### Figure 2.12 Classification of Exception Sources




Figure 2.13 State Transitions

#### 2.8.4 Exception Handling Operation

**Reset Exception Handling:** Reset exception handling has the highest priority. The reset state is entered when the  $\overline{\text{RES}}$  signal goes low. Reset exception handling starts after that, when  $\overline{\text{RES}}$  changes from low to high. When reset exception handling starts the CPU fetches a start address from the exception vector table and starts program execution from that address. All interrupts, including NMI, are disabled during the reset exception-handling sequence and immediately after it ends.

**Interrupt Exception Handling and Trap Instruction Exception Handling:** When these exception-handling sequences begin, the CPU references the stack pointer (ER7) and pushes the program counter and condition code register on the stack. Next, if the UE bit in the system control register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. If the UE bit

is cleared to 0, the CPU sets both the I bit and the UI bit in the condition code register to 1. Then the CPU fetches a start address from the exception vector table and execution branches to that address.




Figure 2.14 shows the stack after the exception-handling sequence.

Figure 2.14 Stack Structure after Exception Handling

#### 2.8.5 Bus-Released State

In this state the bus is released to a bus master other than the CPU, in response to a bus request. The bus masters other than the CPU is an external bus master. While the bus is released, the CPU halts except for internal operations. Interrupt requests are not accepted. For details see section 6.6, Bus Arbiter.



#### 2.8.6 Reset State

When the  $\overline{\text{RES}}$  input goes low all current processing stops and the CPU enters the reset state. The I bit in the condition code register is set to 1 by a reset. All interrupts are masked in the reset state. Reset exception handling starts when the  $\overline{\text{RES}}$  signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details see section 11, Watchdog Timer.

#### 2.8.7 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three modes: sleep mode, software standby mode, and hardware standby mode.

**Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed while the SSBY bit is cleared to 0 in the system control register (SYSCR). CPU operations stop immediately after execution of the SLEEP instruction, but the contents of CPU registers are retained.

**Software Standby Mode:** A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit is set to 1 in SYSCR. The CPU and clock halt and all on-chip supporting modules stop operating. The on-chip supporting modules are reset, but as long as a specified voltage is supplied the contents of CPU registers and on-chip RAM are retained. The I/O ports also remain in their existing states.

**Hardware Standby Mode:** A transition to hardware standby mode is made when the STBY input goes low. As in software standby mode, the CPU and all clocks halt and the on-chip supporting modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents are retained.

For further information see section 20, Power-Down State.

# 2.9 Basic Operational Timing

#### 2.9.1 Overview

The H8/300H CPU operates according to the system clock ( $\phi$ ). The interval from one rise of the system clock to the next rise is referred to as a "state." A memory cycle or bus cycle consists of two or three states. The CPU uses different methods to access on-chip memory, the on-chip supporting modules, and the external address space. Access to the external address space can be controlled by the bus controller.

#### 2.9.2 On-Chip Memory Access Timing

On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting both byte and word access. Figure 2.15 shows the on-chip memory access cycle. Figure 2.16 indicates the pin states. <u>All H8/3024 Group models have a function for changing the method of outputting addresses from the address pins.</u> For details see section 6.3.5, Address Output Method.




Figure 2.15 On-Chip Memory Access Cycle




Figure 2.16 Pin States during On-Chip Memory Access (Address Update Mode 1)

#### 2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in three states. The data bus is 8 or 16 bits wide, depending on the internal I/O register being accessed. Figure 2.17 shows the on-chip supporting module access timing. Figure 2.18 indicates the pin states.




Figure 2.17 Access Cycle for On-Chip Supporting Modules




Figure 2.18 Pin States during Access to On-Chip Supporting Modules

#### 2.9.4 Access to External Address Space

The external address space is divided into eight areas (areas 0 to 7). Bus-controller settings determine whether each area is accessed via an 8-bit or 16-bit data bus, and whether it is accessed in two or three states. For details see section 6, Bus Controller.



# Section 3 MCU Operating Modes

## 3.1 Overview

#### 3.1.1 Operating Mode Selection

The H8/3024 Group has seven operating modes (modes 1 to 7) that are selected by the mode pins  $(MD_2 \text{ to } MD_0)$  as indicated in table 3.1. The input at these pins determines the size of the address space and the initial bus mode.

				De	scription		
Operating		Node P	Pins		Initial Bus	On-Chip	On-Chip
Mode	$MD_2$	$\mathbf{MD}_1$	MD <sub>0</sub>	Address Space	Mode <sup>*1</sup>	ROM	RAM
_	0	0	0	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited
Mode 1	0	0	1	Expanded mode	8 bits	Disabled	Enabled*2
Mode 2	0	1	0	Expanded mode	16 bits	Disabled	Enabled <sup>*2</sup>
Mode 3	0	1	1	Expanded mode	8 bits	Disabled	Enabled <sup>*2</sup>
Mode 4	1	0	0	Expanded mode	16 bits	Disabled	Enabled*2
Mode 5	1	0	1	Expanded mode	8 bits	Enabled	Enabled <sup>*2</sup>
Mode 6	1	1	0	Single-chip normal mode		Enabled	Enabled
Mode 7	1	1	1	Single-chip advanced mode	_	Enabled	Enabled

#### Table 3.1 Operating Mode Selection

Notes: 1. In modes 1 to 5, an 8-bit or 16-bit data bus can be selected on a per-area basis by settings made in the area bus width control register (ABWCR). For details see section 6, Bus Controller.

2. If the RAME bit in SYSCR is cleared to 0, these addresses become external addresses.

For the address space size there are three choices: 64 kbytes, 1 Mbyte, or 16 Mbyte. The external data bus is either 8 or 16 bits wide depending on ABWCR settings. 8-bit bus mode is used only if 8-bit access is selected for all areas. For details see section 6, Bus Controller.

Modes 1 to 4 are externally expanded modes that enable access to external memory and peripheral devices and disable access to the on-chip ROM. Modes 1 and 2 support a maximum address space of 1 Mbyte. Modes 3 and 4 support a maximum address space of 16 Mbytes.

Mode 5 is an externally expanded mode that enables access to external memory and peripheral devices and also enables access to the on-chip ROM. Mode 5 supports a maximum address space of 16 Mbytes.

Modes 6 and 7 are single-chip modes in which the chip operates using only the on-chip ROM, RAM, and I/O registers. All ports are available in these modes. Mode 6 supports a maximum address space of 64 kbytes. Mode 7 supports a maximum address space of 1 Mbyte.

The H8/3024 Group can be used only in modes 1 to 7. The inputs at the mode pins must select one of these seven modes. The inputs at the mode pins must not be changed during operation. Set the reset state before changing the inputs at these pins.

#### 3.1.2 Register Configuration

The H8/3024 Group has a mode control register (MDCR) that indicates the inputs at the mode pins (MD<sub>2</sub> to MD<sub>0</sub>), and a system control register (SYSCR). Table 3.2 summarizes these registers.

#### Table 3.2 Registers


Address*	Name	Abbreviation	R/W	Initial Value
H'EE011	Mode control register	MDCR	R	Undetermined
H'EE012	System control register	SYSCR	R/W	H'09

Note: \* Lower 20 bits of the address in advanced mode.



# 3.2 Mode Control Register (MDCR)

MDCR is an 8-bit read-only register that indicates the current operating mode of the H8/3024 Group.



Note: \* Determined by pins  $MD_2$  to  $MD_0$ .

Bits 7 and 6—Reserved: These bits can not be modified and are always read as 1.


Bits 5 to 3—Reserved: These bits can not be modified and are always read as 0.

**Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0):** These bits indicate the logic levels at pins  $MD_2$  to  $MD_0$  (the current operating mode). MDS2 to MDS0 correspond to  $MD_2$  to  $MD_0$ . MDS2 to MDS0 are read-only bits. The mode pin (MD<sub>2</sub> to MD<sub>0</sub>) levels are latched into these bits when MDCR is read.

Note: The versions with on-chip flash memory have a boot mode in which flash memory can be programmed. In boot mode, the MDS2 bit value is the inverse of the level at the MD<sub>2</sub> pin.

# **3.3** System Control Register (SYSCR)

SYSCR is an 8-bit register that controls the operation of the H8/3024 Group.



Enables transition to software standby mode

**Bit 7—Software Standby (SSBY):** Enables transition to software standby mode. (For further information about software standby mode see section 20, Power-Down State.)

When software standby mode is exited by an external interrupt, and a transition is made to normal operation, this bit remains set to 1. To clear this bit, write 0.

Bit 7 SSBY	Description	
0	SLEEP instruction causes transition to sleep mode	(Initial value)
1	SLEEP instruction causes transition to software standby mode	

**Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0):** These bits select the length of time the CPU and on-chip supporting modules wait for the internal clock oscillator to settle when software standby mode is exited by an external interrupt.

When using a crystal oscillator, set these bits so that the waiting time will be at least 7 ms at the system clock rate.

For further information about waiting time selection, see section 20.4.3, Selection of Waiting Time for Exit from Software Standby Mode.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8,192 states	(Initial value)
0	0	1	Waiting time = 16,384 states	
0	1	0	Waiting time = 32,768 states	
0	1	1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
1	0	1	Waiting time = 262,144 states	
1	1	0	Waiting time = 1,024 states	
1	1	1	Illegal setting	

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code register as a user bit or an interrupt mask bit.

# Bit 3 UE Description 0 UI bit in CCR is used as an interrupt mask bit 1 UI bit in CCR is used as a user bit

Bit 2-NMI Edge Select (NMIEG): Selects the valid edge of the NMI input.

Bit 2 NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI	(Initial value)
1	An interrupt is requested at the rising edge of NMI	

Bit 1—Software Standby Output Port Enable (SSOE): Specifies whether the address bus and bus control signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ,  $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ) are kept as outputs or fixed high, or placed in the high-impedance state in software standby mode.

Bit 1 SSOE	Description	
0	In software standby mode, the address bus and bus control signals are all high- impedance (Initial value)	
1	In software standby mode, the address bus retains its output state and bus control signals are fixed high	

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized by the rising edge of the  $\overline{\text{RES}}$  signal. It is not initialized in software standby mode.

Bit 0 RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

# **3.4 Operating Mode Descriptions**

#### 3.4.1 Mode 1

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_0$ , permitting access to a maximum 1-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

#### 3.4.2 Mode 2

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_0$ , permitting access to a maximum 1-Mbyte address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. If all areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.



#### 3.4.3 Mode 3

Ports 1, 2, and 5 and part of port A function as address pins  $A_{23}$  to  $A_0$ , permitting access to a maximum 16-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.  $A_{23}$  to  $A_{21}$  are valid when 0 is written in bits 7 to 5 of the bus release control register (BRCR). (In this mode  $A_{20}$  is always used for address output.)

#### 3.4.4 Mode 4

Ports 1, 2, and 5 and part of port A function as address pins  $A_{23}$  to  $A_0$ , permitting access to a maximum 16-Mbyte address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all areas. If all areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.  $A_{23}$  to  $A_{21}$  are valid when 0 is written in bits 7 to 5 of BRCR. (In this mode  $A_{20}$  is always used for address output.)

#### 3.4.5 Mode 5

Ports 1, 2, and 5 and part of port A can function as address pins  $A_{23}$  to  $A_0$ , permitting access to a maximum 16-Mbyte address space, but following a reset they are input ports. To use ports 1, 2, and 5 as an address bus, the corresponding bits in their data direction registers (P1DDR, P2DDR, and P5DDR) must be set to 1, setting ports 1, 2, and 5 to output mode. For  $A_{23}$  to  $A_{20}$  output, write 0 in bits 7 to 4 of BRCR. The versions with on-chip flash memory support an on-board programming mode in which the flash memory can be programmed. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

#### 3.4.6 Mode 6

This mode operates using the on-chip ROM, RAM, and registers. All I/O ports are available. Mode 6 supports a maximum address space of 64 kbytes.

#### 3.4.7 Mode 7

This mode operates using the on-chip ROM, RAM, and registers. All I/O ports are available. Mode 7 supports a 1-Mbyte address space.

The versions with on-chip flash memory support an on-board programming mode in which the flash memory can be programmed.

# **3.5 Pin Functions in Each Operating Mode**

The pin functions of ports 1 to 5 and port A vary depending on the operating mode. Table 3.3 indicates their functions in each operating mode.

Port	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
Port 1	$A_7$ to $A_0$	$A_7$ to $A_0$	A <sub>7</sub> to A <sub>0</sub>	A <sub>7</sub> to A <sub>0</sub>	$\text{P1}_7$ to $\text{P1}_0^{*2}$	$P1_7$ to $P1_0$	$P1_7$ to $P1_0$
Port 2	$A_{15}$ to $A_8$	$A_{15}$ to $A_8$	A <sub>15</sub> to A <sub>8</sub>	$A_{15}$ to $A_8$	$\text{P2}_7$ to $\text{P2}_0^{*2}$	$P2_7$ to $P2_0$	P27 to P20
Port 3	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$	D <sub>15</sub> to D <sub>8</sub>	D <sub>15</sub> to D <sub>8</sub>	$D_{15}$ to $D_8$	$P3_7$ to $P3_0$	P37 to P30
Port 4	P4 <sub>7</sub> to P4 <sub>0</sub> *1	$D_7$ to $D_0^{*1}$	P4 <sub>7</sub> to P4 <sub>0</sub> *1	$D_7$ to $D_0^{*1}$	P4 <sub>7</sub> to P4 <sub>0</sub> $^{*1}$	$P4_7$ to $P4_0$	P47 to P40
Port 5	$A_{19}$ to $A_{16}$	$A_{19}$ to $A_{16}$	A <sub>19</sub> to A <sub>16</sub>	$A_{19}$ to $A_{16}$	$P5_3$ to $P5_0^{*2}$	$P5_3$ to $P5_0$	$P5_3$ to $P5_0$
Port A	PA <sub>7</sub> to PA <sub>4</sub>	$PA_7$ to $PA_4$	$PA_6$ to $PA_4, {A_{20}}^{*3}$	$PA_6$ to $PA_4,A_{20}^{*3}$	$PA_7$ to $PA_4^{*4}$	$PA_7$ to $PA_4$	PA <sub>7</sub> to PA <sub>4</sub>

Table 3.3Pin Functions in Each Mode

Notes: 1. Initial state. The bus mode can be switched by settings in ABWCR. These pins function as  $P4_7$  to  $P4_0$  in 8-bit bus mode, and as  $D_7$  to  $D_0$  in 16-bit bus mode.

2. Initial state. These pins become address output pins when the corresponding bits in the data direction registers (P1DDR, P2DDR, P5DDR) are set to 1.

3. Initial state.  $A_{20}$  is always an address output pin.  $PA_6$  to  $PA_4$  are switched over to  $A_{23}$  to  $A_{21}$  output by writing 0 in bits 7 to 5 of BRCR.

4. Initial state. PA<sub>7</sub> to PA<sub>4</sub> are switched over to A<sub>23</sub> to A<sub>20</sub> output by writing 0 in bits 7 to 4 of BRCR.



# 3.6 Memory Map in Each Operating Mode

Figures 3.1 to 3.2 show memory maps of the H8/3024 Group. In the expanded modes, the address space is divided into eight areas.

The initial bus mode differs between modes 1 and 2, and also between modes 3 and 4.

The address locations of the on-chip RAM and on-chip registers differ between the 64-kbyte mode (mode 6), the 1-Mbyte modes (modes 1, 2, and 7), and the 16-Mbyte modes (modes 3, 4, and 5). The address range specifiable by the CPU in the 8- and 16-bit absolute addressing modes (@aa:8 and @aa:16) also differs.

#### 3.6.1 Comparison of H8/3024 Group Memory Maps

In the H8/3024 Group, the address maps vary according to the size of the on-chip ROM and RAM. The internal I/O register space is the same in all models. Table 3.4 shows the various address maps in mode 5.

		H8/3024F-ZTAT	H8/3026F-ZTAT	H8/3024 Mask ROM Version	H8/3026 Mask ROM Version
On-chip ROM	Size	128 kbytes	256 kbytes	128 kbytes	256 kbytes
	Address area	H'000000 to H'01FFFF	H'000000 to H'03FFFF	H'000000 to H'01FFFF	H'000000 to H'03FFFF
On-chip RAM	Size	4 kbytes	8 kbytes	4 kbytes	8 kbytes
	Address area	H'FFEF20 to H'FFFF1F	H'FFDF20 to H'FFFF1F	H'FFEF20 to H'FFFF1F	H'FFDF20 to H'FFFF1F

#### Table 3.4Address Maps in Mode 5


#### 3.6.2 Reserved Areas

The H8/3024 Group memory map includes reserved areas to which access (reading or writing) is prohibited. Normal operation cannot be guaranteed if the following reserved areas are accessed.

**Reserved Area in Internal I/O Register Space:** The H8/3024 Group internal I/O register space includes a reserved area to which access is prohibited. For details see Appendix B, Internal I/O Registers.

#### Section 3 MCU Operating Modes

	Modes 1 and 2 (1-Mbyte expanded modes with on-chip ROM disabled)				Modes 3 and 4 (16-Mbyte expanded modes with on-chip ROM disabled)			
H'00000	Vector area	sses	lte	H'000000	Vector area	ect sses	lte	
H'000FF		Memory-indirect branch addresses	16-bit absolute addresses	H'0000FF		Memory-indirect branch addresses	16-bit absolute addresses	
H'07FFF		~	<b>y</b>	H'007FFF		<u> </u>	¥	
		Area 0				Area 0		
H'1FFFF H'20000		Area 1		H'1FFFFF				
H'3FFFF H'40000	[	Area 2		H'200000		Area 1		
H'5FFFF H'60000 H'7FFFF	External address	Area 3		H'3FFFFF H'400000				
H'80000 H'9FFFF		Area 4		11400000		Area 2		
H'A0000 H'BFFFF		Area 5		H'5FFFFF H'600000	External			
H'C0000 H'DFFFF		Area 6			address	Area 3		
H'E0000 H'EE000		Area 7		H'7FFFFF H'800000				
H'EE0FF	Internal I/O registers (1)			H'9FFFFF		Area 4		
	External address space	1		H'A00000		Area 5		
H'F8000 H'FEF1F		Γ	۰ ۵	H'BFFFFF		Area 5		
H'FEF20	On-chip RAM*	ses	esse:	H'C00000		Area 6		
H'FFF00 H'FFF1F		ddree	addr	H'DFFFFF H'E00000				
H'FFF20	Internal I/O	utea	solute	H'FEE000		Area 7		
H'FFFE9		8-bit absolute addresses	16-bit absolute addresses		Internal I/O registers (1)			
H'FFFEA	address	8-bit	16-b	H'FEE0FF	External address space			
H'FFFFF		± I		H'FF8000 H'FFEF1F			1	
				H'FFEF20	On-chip RAM*	s	Se	
				H'FFFF00		esse	addresses	
				H'FFFF1F H'FFFF20	Internal I/O	absolute addresses	e add	
				H'FFFFE9	registers (2)	solute	absolute	
				H'FFFFEA	External address	bit abs	bit ab	
				H'FFFFFF	space		▲ 16-bit a	



Rev. 2.00 Sep 20, 2005 page 66 of 800 REJ09B0260-0200





Figure 3.1 Memory Map of H8/3024F-ZTAT and H8/3024 Mask ROM Version in Each Operating Mode (cont)

#### Section 3 MCU Operating Modes

	Modes 1 and 2 (1-Mbyte expanded modes with on-chip ROM disabled)				Modes 3 and 4 (16-Mbyte expanded modes with on-chip ROM disabled)			
H'00000	Vector area	ect sses	nte	H'000000	Vector area	ect	nte	
H'000FF		Memory-indirect branch addresses	16-bit absolute addresses	H'0000FF		Memory-indirect branch addresses	16-bit absolute addresses	
H'07FFF		<u> </u>	¥	H'007FFF		<u></u>	¥	
		Area 0				Area 0		
H'1FFFF H'20000		Area 1		H'1FFFFF				
H'3FFFF H'40000		Area 2		H'200000		Area 1		
H'5FFFF H'60000		Area 3		H'3FFFFF				
H'7FFFF H'80000 H'9FFFF		Area 4		H'400000		Area 2		
H'A0000 H'BFFFF		Area 5		H'5FFFFF H'600000				
H'C0000 H'DFFF		Area 6		11000000	External address	Area 3		
H'E0000		Area 7		H'7FFFFF H'800000	space			
H'EE000	Internal I/O	1		11000000		Area 4		
H'EE0FF	registers (1) External address			H'9FFFFF H'A00000				
H'F8000	space		·			Area 5		
H'FDF1F			ss S	H'BFFFFF H'C00000				
H'FDF20 H'FFF00	On-chip RAIVI	sses	resse			Area 6		
H'FFF1F		ddre	add	H'DFFFFF H'E00000				
H'FFF20	Internal I/O	ltea	olute	H'FEE000		Area 7		
H'FFFE9	registers (2)	8-bit absolute addresses	16-bit absolute addresses		Internal I/O registers (1)			
H'FFFE/		bita	6-bit	H'FEE0FF	External address			
H'FFFFF		<b>↓</b> ∞	<u> </u>	H'FF8000	space		<b>A</b>	
				H'FFDF1F H'FFDF20			Ī	
					On-chip $RAM^*$	ses	ses	
				H'FFFF00 H'FFFF1F		dres	addresses	
				H'FFFF20	Internal I/O	e adı	te ac	
				H'FFFFE9	registers (2)	solut	nloso	
				H'FFFFEA	External address	8-bit absolute addresses	16-bit absolute	
				H'FFFFFF	space	4 4 4	16-1	



Rev. 2.00 Sep 20, 2005 page 68 of 800 REJ09B0260-0200




Figure 3.2 Memory Map of H8/3026F-ZTAT and H8/3026 Mask ROM Version in Each Operating Mode (cont)



# Section 4 Exception Handling

# 4.1 Overview

#### 4.1.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, interrupt, or trap instruction. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in priority order. Trap instruction exceptions are accepted at all times in the program execution state.

 Table 4.1
 Exception Types and Priority

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition at the $\overline{\text{RES}}$ pin
Ť	Interrupt	Interrupt requests are handled when execution of the current instruction or handling of the current exception is completed
Low	Trap instruction (TRAPA)	Started by execution of a trap instruction (TRAPA)

#### 4.1.2 Exception Handling Operation

Exceptions originate from various sources. Trap instructions and interrupts are handled as follows.

- 1. The program counter (PC) and condition code register (CCR) are pushed onto the stack.
- 2. The CCR interrupt mask bit is set to 1.
- 3. A vector address corresponding to the exception source is generated, and program execution starts from that address.

Note: For a reset exception, steps 2 and 3 above are carried out.

#### 4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4.1. Different vectors are assigned to different exception sources. Table 4.2 lists the exception sources and their vector addresses.

	• Reset	External interrupts:	NMI, IRQ <sub>0</sub> to IRQ <sub>5</sub>
Exception sources	• Interrupts		0 0
	Trap instruction	<ul> <li>Internal interrupts:</li> </ul>	27 interrupts from on-chip supporting modules

Figure 4.1 Exception Sources



		Vecto	r Address <sup>*1</sup>
Exception Source	Vector Number	Advanced Mode	Normal Mode
Reset	0	H'0000 to H'0003	H'0000 to H'0001
Reserved for system use	1	H'0004 to H'0007	H'0002 to H'0003
	2	H'0008 to H'000B	H'0004 to H'0005
	3	H'000C to H'000F	H'0006 to H'0007
	4	H'0010 to H'0013	H'0008 to H'0009
	5	H'0014 to H'0017	H'000A to H'000B
	6	H'0018 to H'001B	H'000C to H'000D
External interrupt (NMI)	7	H'001C to H'001F	H'000E to H'000F
Trap instruction (4 sources)	8	H'0020 to H'0023	H'0010 to H'0011
	9	H'0024 to H'0027	H'0012 to H'0013
	10	H'0028 to H'002B	H'0014 to H'0015
	11	H'002C to H'002F	H'0016 to H'0017
External interrupt IRQ <sub>0</sub>	12	H'0030 to H'0033	H'0018 to H'0019
External interrupt IRQ <sub>1</sub>	13	H'0034 to H'0037	H'001A to H'001B
External interrupt IRQ <sub>2</sub>	14	H'0038 to H'003B	H'001C to H'001D
External interrupt IRQ <sub>3</sub>	15	H'003C to H'003F	H'001E to H'001F
External interrupt IRQ <sub>4</sub>	16	H'0040 to H'0043	H'0020 to H'0021
External interrupt IRQ <sub>5</sub>	17	H'0044 to H'0047	H'0022 to H'0023
Reserved for system use	18	H'0048 to H'004B	H'0024 to H'0025
	19	H'004C to H'004F	H'0026 to H'0027
Internal interrupts*2	20	H'0050 to H'0053	H'0028 to H'0029
	to 63	to H'00FC to H'00FF	to H'007E to H'007F

#### Table 4.2Exception Vector Table

Notes: 1. Lower 16 bits of the address.

2. For the internal interrupt vectors, see section 5.3.3, Interrupt Exception Handling Vector Table.

# 4.2 Reset

#### 4.2.1 Overview

A reset is the highest-priority exception. When the  $\overline{\text{RES}}$  pin goes low, all processing halts and the chip enters the reset state. A reset initializes the internal state of the CPU and the registers of the on-chip supporting modules. Reset exception handling begins when the  $\overline{\text{RES}}$  pin changes from low to high.

The chip can also be reset by overflow of the watchdog timer. For details see section 11, Watchdog Timer.

#### 4.2.2 Reset Sequence

The chip enters the reset state when the  $\overline{\text{RES}}$  pin goes low.

To ensure that the chip is reset, hold the  $\overline{\text{RES}}$  pin low for at least 20 ms at power-up. To reset the chip during operation, hold the  $\overline{\text{RES}}$  pin low for at least 10 system clock ( $\emptyset$ ) cycles. In the versions with on-chip flash memory, the  $\overline{\text{RES}}$  pin must be held low for at least 20 system clock cycles. See appendix D.2, Pin States at Reset, for the states of the pins in the reset state.

When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, the chip starts reset exception handling as follows.

- The internal state of the CPU and the registers of the on-chip supporting modules are initialized, and the I bit is set to 1 in CCR.
- The contents of the reset vector address (H'0000 to H'0003 in advanced mode, H'0000 to H'0001 in normal mode) are read, and program execution starts from the address indicated in the vector address.

Figure 4.2 shows the reset sequence in modes 1 and 3. Figure 4.3 shows the reset sequence in modes 2 and 4. Figure 4.4 shows the reset sequence in mode 6.






Figure 4.2 Reset Sequence (Modes 1 and 3)




Figure 4.3 Reset Sequence (Modes 2 and 4)






Figure 4.4 Reset Sequence (Mode 6)

#### 4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset exception handling. The first instruction of the program is always executed immediately after the reset state ends. This instruction should initialize the stack pointer (example: MOV.L #xx:32, SP).


## 4.3 Interrupts

Interrupt exception handling can be requested by seven external sources (NMI,  $IRQ_0$  to  $IRQ_5$ ), and 27 internal sources in the on-chip supporting modules. Figure 4.5 classifies the interrupt sources and indicates the number of interrupts of each type.

The on-chip supporting modules that can request interrupts are the watchdog timer (WDT), 16-bit timer, 8-bit timer, serial communication interface (SCI), and A/D converter. Each interrupt source has a separate vector address.

NMI is the highest-priority interrupt and is always accepted<sup>\*</sup>. Interrupts are controlled by the interrupt controller. The interrupt controller can assign interrupts other than NMI to two priority levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in interrupt priority registers A and B (IPRA and IPRB) in the interrupt controller.

For details on interrupts see section 5, Interrupt Controller.



#### Figure 4.5 Interrupt Sources and Number of Interrupts

Note: \* In the versions with on-chip flash memory, NMI input is sometimes disabled. For details see 17.9, NMI Input Disabling Conditions.


# 4.4 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. If the UE bit is set to 1 in the system control register (SYSCR), the exception handling sequence sets the I bit to 1 in CCR. If the UE bit is 0, the I and UI bits are both set to 1 in CCR. The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, which is specified in the instruction code.



# 4.5 Stack Status after Exception Handling

Figure 4.6 shows the stack after completion of trap instruction exception handling and interrupt exception handling.



#### Figure 4.6 Stack after Completion of Exception Handling

# 4.6 Notes on Stack Usage

When accessing word data or longword data, the H8/3024 Group regards the lowest address bit as 0. The stack should always be accessed by word access or longword access, and the value of the stack pointer (SP:ER7) should always be kept even.

Use the following instructions to save registers:

PUSH.W Rn	(or MOV.W Rn, @-SP)
PUSH.L ERn	(or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W Rn	(or MOV.W @SP+, Rn)
POP.L ERn	(or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.7 shows an example of what happens when the SP value is odd.






Figure 4.7 Operation when SP Value is Odd



# Section 5 Interrupt Controller

# 5.1 Overview

#### 5.1.1 Features


The interrupt controller has the following features:

- Interrupt priority registers (IPRs) for setting interrupt priorities Interrupts other than NMI can be assigned to two priority levels on a module-by-module basis in interrupt priority registers A and B (IPRA and IPRB).
- Three-level enabling/disabling by the I and UI bits in the CPU's condition code register (CCR) and the UE bit in the system control register (SYSCR)
- Seven external interrupt pins

NMI has the highest priority and is always accepted<sup>\*</sup>; either the rising or falling edge can be selected. For each of  $IRQ_0$  to  $IRQ_5$ , sensing of the falling edge or level sensing can be selected independently.

Note: \* In the versions with on-chip flash memory, NMI input is sometimes disabled. For details see 17.9, NMI Input Disabling Conditions.

#### 5.1.2 Block Diagram






Figure 5.1 Interrupt Controller Block Diagram



#### 5.1.3 Pin Configuration

Table 5.1 lists the interrupt pins.

#### Table 5.1Interrupt Pins

Name	Abbreviation	I/O	Function
Nonmaskable interrupt	NMI	Input	Nonmaskable interrupt <sup>*</sup> , rising edge or falling edge selectable
External interrupt request 5 to 0	$\overline{IRQ}_5$ to $\overline{IRQ}_0$	Input	Maskable interrupts, falling edge or level sensing selectable

Note: \* In the versions with on-chip flash memory, NMI input is sometimes disabled. For details see 17.9, NMI Input Disabling Conditions.

#### 5.1.4 Register Configuration

Table 5.2 lists the registers of the interrupt controller.

#### Table 5.2 Interrupt Controller Registers

Address <sup>*1</sup>	Name	Abbreviation	R/W	Initial Value
H'EE012	System control register	SYSCR	R/W	H'09
H'EE014	IRQ sense control register	ISCR	R/W	H'00
H'EE015	IRQ enable register	IER	R/W	H'00
H'EE016	IRQ status register	ISR	R/(W)*2	H'00
H'EE018	Interrupt priority register A	IPRA	R/W	H'00
H'EE019	Interrupt priority register B	IPRB	R/W	H'00

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Only 0 can be written, to clear flags.


## 5.2 **Register Descriptions**

#### 5.2.1 System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that controls software standby mode, selects the action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip RAM.

Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control Register (SYSCR).

SYSCR is initialized to H'09 by a reset and in hardware standby mode. It is not initialized in software standby mode.



**Bit 3—User Bit Enable (UE):** Selects whether to use the UI bit in CCR as a user bit or an interrupt mask bit.

Bit 3 UE	Description	
0	UI bit in CCR is used as interrupt mask bit	
1	UI bit in CCR is used as user bit	(Initial value)

Bit 2—NMI Edge Select (NMIEG): Selects the NMI input edge.

Bit 2 NMIEG	Description	
0	Interrupt is requested at falling edge of NMI input	(Initial value)
1	Interrupt is requested at rising edge of NMI input	

#### 5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)

IPRA and IPRB are 8-bit readable/writable registers that control interrupt priority.

#### Interrupt Priority Register A (IPRA)

IPRA is an 8-bit readable/writable register in which interrupt priority levels can be set.

Bit	7	6	5	4	3	2	1	0
	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Priority le	Priority le Selects th evel A6	Priority le Selects th interrupt r svel A5 e priority l	P S 16 re Priority le Selects th and A/D c evel A4 re priority l equests evel of IR0	Pr Se of int riority lev elects the 6-bit timer equests evel A3 e priority le onverter in level of IRC	Fiority level elects the p 16-bit time terrupt req el A2 priority level channel 0 evel of WE aterrupt red 24 and IR4 Q <sub>3</sub> interrup	Priority evel A0 Selects the riority level of 16-bit timer shannel 2 oterrupt equests el A1 priority level er channel 1 juests vel of interrupt
	Priority le			) interre-	t roguest			
		e priority le		×0 menub	riequests	•		

IPRA is initialized to H'00 by a reset and in hardware standby mode.

Bit 7—Priority Level A7 (IPRA7): Selects the priority level of IRQ<sub>0</sub> interrupt requests.

Bit 7 IPRA7	Description	
0	IRQ <sub>0</sub> interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ <sub>0</sub> interrupt requests have priority level 1 (high priority)	

Bit 6—Priority Level A6 (IPRA6): Selects the priority level of IRQ<sub>1</sub> interrupt requests.

Bit 6 IPRA6	Description	
0	IRQ <sub>1</sub> interrupt requests have priority level 0 (low priority)	(Initial value)
1	IRQ1 interrupt requests have priority level 1 (high priority)	

Bit 5—Priority Level A5 (IPRA5): Selects the priority level of IRQ<sub>2</sub> and IRQ<sub>3</sub> interrupt requests.

Bit 5	Description	
IPRA5	Description	
0	$IRQ_2$ and $IRQ_3$ interrupt requests have priority level 0 (low priority)	(Initial value)
1	$IRQ_2$ and $IRQ_3$ interrupt requests have priority level 1 (high priority)	

Bit 4—Priority Level A4 (IPRA4): Selects the priority level of IRQ<sub>4</sub> and IRQ<sub>5</sub> interrupt requests.

Bit 4		
IPRA4	Description	
0	$IRQ_4$ and $IRQ_5$ interrupt requests have priority level 0 (low priority)	(Initial value)
1	$IRQ_4$ and $IRQ_5$ interrupt requests have priority level 1 (high priority)	

**Bit 3—Priority Level A3 (IPRA3):** Selects the priority level of WDT, and A/D converter interrupt requests.

Bit 3 IPRA3	Description
0	WDT, and A/D converter interrupt requests have priority level 0 (low priority) (Initial value)
1	WDT, and A/D converter interrupt requests have priority level 1 (high priority)

**Bit 2—Priority Level A2 (IPRA2):** Selects the priority level of 16-bit timer channel 0 interrupt requests.

Bit 2 IPRA2	Description
0	16-bit timer channel 0 interrupt requests have priority level 0 (low priority) (Initial value)
1	16-bit timer channel 0 interrupt requests have priority level 1 (high priority)

**Bit 1—Priority Level A1 (IPRA1):** Selects the priority level of 16-bit timer channel 1 interrupt requests.

Bit 1 IPRA1	Description
0	16-bit timer channel 1 interrupt requests have priority level 0 (low priority) (Initial value)
1	16-bit timer channel 1 interrupt requests have priority level 1 (high priority)


**Bit 0—Priority Level A0 (IPRA0):** Selects the priority level of 16-bit timer channel 2 interrupt requests.

Bit 0	
IPRA0	Description
0	16-bit timer channel 2 interrupt requests have priority level 0 (low priority) (Initial value)
1	16-bit timer channel 2 interrupt requests have priority level 1 (high priority)



#### **Interrupt Priority Register B (IPRB)**

IPRB is an 8-bit readable/writable register in which interrupt priority levels can be set.



Selects the priority level of 8-bit timer channel 0, 1 interrupt requests

IPRB is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—Priority Level B7 (IPRB7):** Selects the priority level of 8-bit timer channel 0, 1 interrupt requests.

Bit 7 IPRB7	Description
0	8-bit timer channel 0 and 1 interrupt requests have priority level 0 (low priority) (Initial value)
1	8-bit timer channel 0 and 1 interrupt requests have priority level 1 (high priority)
I	

**Bit 6—Priority Level B6 (IPRB6):** Selects the priority level of 8-bit timer channel 2, 3 interrupt requests.

Bit 6 IPRB6	Description
0	8-bit timer channel 2 and 3 interrupt requests have priority level 0 (low priority) (Initial value)
1	8-bit timer channel 2 and 3 interrupt requests have priority level 1 (high priority)

Bits 5 and 4—Reserved: This bit can be written and read, but it does not affect interrupt priority.

Bit 3—Priority Level B3 (IPRB3): Selects the priority level of SCI channel 0 interrupt requests.

Bit 3 IPRB3	Description	
0	SCI0 channel 0 interrupt requests have priority level 0 (low priority)	(Initial value)
1	SCI0 channel 0 interrupt requests have priority level 1 (high priority)	

Bit 2—Priority Level B2 (IPRB2): Selects the priority level of SCI channel 1 interrupt requests.

Bit 2 IPRB2	Description	
0	SCI1 channel 1 interrupt requests have priority level 0 (low priority)	(Initial value)
1	SCI1 channel 1 interrupt requests have priority level 1 (high priority)	

Bits 1 and 0-Reserved: This bit can be written and read, but it does not affect interrupt priority.

#### 5.2.3 IRQ Status Register (ISR)

ISR is an 8-bit readable/writable register that indicates the status of  $IRQ_0$  to  $IRQ_5$  interrupt requests.

Bit	7	6	5	4	3	2	1	0
	—	—	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Reserved bits				These bit	RQ <sub>0</sub> flags s indicate request sta	IRQ <sub>5</sub> to IF	RQ <sub>0</sub> flag	

Note: \* Only 0 can be written, to clear flags.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 and 6—Reserved: These bits can not be modified and are always read as 0.

Bits 5 to 0—IRQ<sub>5</sub> to IRQ<sub>0</sub> Flags (IRQ5F to IRQ0F): These bits indicate the status of IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupt requests.

Bits 5 to 0 IRQ5F to IRQ0F	Description	
0	[Clearing conditions]	(Initial value)
	0 is written in IRQnF after reading the IRQnF flag when IRQ	nF = 1.
	IRQnSC = 0, $\overline{IRQn}$ input is high, and interrupt exception han	dling is carried out.
	IRQnSC = 1 and IRQn interrupt exception handling is carried	d out.
1	[Setting conditions]	
	IRQnSC = 0 and $\overline{IRQn}$ input is low.	
	IRQnSC = 1 and $\overline{IRQn}$ input changes from high to low.	
Noto: p E to O		

Note: n = 5 to 0



#### 5.2.4 IRQ Enable Register (IER)

Bit	7	6	5	4	3	2	1	0
		—	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reserv	ed bits			<b>RQ<sub>0</sub> enab</b> s enable o		RQ <sub>5</sub> to IR	Q <sub>0</sub> interrup

IER is an 8-bit readable/writable register that enables or disables IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupt requests.

IER is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** These bits can be written and read, but they do not enable or disable interrupts.

# Bits 5 to 0—IRQ<sub>5</sub> to IRQ<sub>0</sub> Enable (IRQ5E to IRQ0E): These bits enable or disable IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupts.

#### Bits 5 to 0 IRQ5E to IRQ0E Description

0	$IRQ_5$ to $IRQ_0$ interrupts are disabled	(Initial value)
1	$IRQ_5$ to $IRQ_0$ interrupts are enabled	

#### 5.2.5 IRQ Sense Control Register (ISCR)

ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the inputs at pins  $\overline{IRQ}_5$  to  $\overline{IRQ}_0$ .

Bit	7	6	5	4	3	2	1	0
	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reserv	ed bits		These	to IRQ <sub>0</sub> so bits select	t level sen	sing or fal	•••

sensing for  $IRQ_5$  to  $IRQ_0$  interrupts

ISCR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** These bits can be written and read, but they do not select level or falling-edge sensing.

**Bits 5 to 0—IRQ<sub>5</sub> to IRQ<sub>0</sub> Sense Control (IRQ5SC to IRQ0SC):** These bits select whether interrupts IRQ<sub>5</sub> to IRQ<sub>0</sub> are requested by level sensing of pins  $\overline{IRQ_5}$  to  $\overline{IRQ_0}$ , or by falling-edge sensing.

#### Bits 5 to 0 IRQ5SC to IRQ0SC Description

0	Interrupts are requested when $\overline{IRQ}_5$ to $\overline{IRQ}_0$ inputs are low	(Initial value)
1	Interrupts are requested by falling-edge input at $\overline{IRQ}_5$ to $\overline{IRQ}_0$	



# 5.3 Interrupt Sources

The interrupt sources include external interrupts (NMI, IRQ<sub>0</sub> to IRQ<sub>5</sub>) and 27 internal interrupts.

#### 5.3.1 External Interrupts

There are seven external interrupts: NMI, and  $IRQ_0$  to  $IRQ_5$ . Of these, NMI,  $IRQ_0$ ,  $IRQ_1$ , and  $IRQ_2$  can be used to exit software standby mode.


**NMI:** NMI is the highest-priority interrupt and is always accepted, regardless of the states of the I and UI bits in CCR<sup>\*</sup>. The NMIEG bit in SYSCR selects whether an interrupt is requested by the rising or falling edge of the input at the NMI pin. NMI interrupt exception handling has vector number 7.

Note: \* In the versions with on-chip flash memory, NMI input is sometimes disabled. For details see 17.9, NMI Input Disabling Conditions.

**IRQ**<sub>0</sub> to **IRQ**<sub>5</sub> **Interrupts:** These interrupts are requested by input signals at pins  $\overline{\text{IRQ}}_0$  to  $\overline{\text{IRQ}}_5$ . The IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupts have the following features.

- ISCR settings can select whether an interrupt is requested by the low level of the input at pins  $\overline{IRQ}_0$  to  $\overline{IRQ}_5$ , or by the falling edge.
- IER settings can enable or disable the IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupts. Interrupt priority levels can be assigned by four bits in IPRA (IPRA7 to IPRA4).
- The status of IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupt requests is indicated in ISR. The ISR flags can be cleared to 0 by software.

Figure 5.2 shows a block diagram of interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub>.






Figure 5.3 shows the timing of the setting of the interrupt flags (IRQnF).




Figure 5.3 Timing of Setting of IRQnF

Interrupts  $IRQ_0$  to  $IRQ_5$  have vector numbers 12 to 17. These interrupts are detected regardless of whether the corresponding pin is set for input or output. When using a pin for external interrupt input, clear its DDR bit to 0 and do not use the pin for chip select output, SCI input/output, or A/D external trigger input.

#### 5.3.2 Internal Interrupts

Twenty-Seven internal interrupts are requested from the on-chip supporting modules.

- Each on-chip supporting module has status flags for indicating interrupt status, and enable bits for enabling or disabling interrupts.
- Interrupt priority levels can be assigned in IPRA and IPRB.

#### 5.3.3 Interrupt Exception Handling Vector Table

Table 5.3 lists the interrupt exception handling sources, their vector addresses, and their default priority order. In the default priority order, smaller vector numbers have higher priority. The priority of interrupts other than NMI can be changed in IPRA and IPRB. The priority order after a reset is the default order shown in table 5.3.



		Vector				
Interrupt Source	Origin	Number	Advanced Mode	Normal Mode	IPR	Priority
NMI	External	7	H'001C to H'001F	H'000E to H'000F	—	High
IRQ <sub>0</sub>	pins	12	H'0030 to H'0033	H'0018 to H'0019	IPRA7	▲
IRQ <sub>1</sub>	_	13	H'0034 to H0037	H'001A to H'001B	IPRA6	-
IRQ₂ IRQ₃	_	14 15	H'0038 to H'003B H'003C to H'003F	H'001C to H'001D H'001E to H'001F	IPRA5	-
IRQ₄ IRQ₅	_	16 17	H'0040 to H'0043 H'0044 to H'0047	H'0020 to H'0021 H'0022 to H'0023	IPRA4	-
Reserved	—	18 19	H'0048 to H'004B H'004C to H'004F	H'0024 to H'0025 H'0026 to H'0027	-	
WOVI (interval timer)	Watchdog timer	20	H'0050 to H'0053	H'0028 to H'0029	IPRA3	-
Reserved	_	21 22	H'0054 to H'0057 H'0058 to H'005B	H'002A to H'002B H'002C to H'002D	_	
ADI (A/D end)	A/D	23	H'005C to H'005F	H'002E to H'002F		
IMIA0 (compare match/ input capture A0)	16-bit timer channel 0	24	H'0060 to H'0063	H'0030 to H'0031	IPRA2	-
IMIB0 (compare match/ input capture B0)		25	H'0064 to H'0067	H'0032 to H'0033		
OVI0 (overflow 0)		26	H'0068 to H'006B	H'0034 to H'0035		
Reserved		27	H'006C to H'006F	H'0036 to H'0037		_
IMIA1 (compare match/ inputcapture A1)	16-bit timer channel 1	28	H'0070 to H'0073	H'0038 to H'0039	IPRA1	
IMIB1 (compare match/ input capture B1)		29	H'0074 to H'0077	H'003A to H'003B		
OVI1 (overflow 1)		30	H'0078 to H'007B	H'003C to H'003D	-	¥
Reserved	_	31	H'007C to H'007F	H'003E to H'003F		Low

#### Table 5.3 Interrupt Sources, Vector Addresses, and Priority

#### Section 5 Interrupt Controller

		Vector	Vector			
Interrupt Source	Origin	Number	Advanced Mode	Normal Mode	IPR	Priority
IMIA2 (compare match/ input capture A2)	16-bit timer channel 2	32	H'0080 to H'0083	H'0040 to H'0041	IPRA0	High
IMIB2 (compare match/ input capture B2)		33	H'0084 to H'0087	H'0042 to H'0043		
OVI2 (overflow 2)		34	H'0088 to H'008B	H'0044 to H'0045	_	
Reserved	—	35	H'008C to H'008F	H'0046 to H'0047		_
CMIA0 (compare match A0)	8-bit timer channel 0/1	36	H'0090 to H'0093	H'0048 to H'0049	IPRB7	
CMIB0 (compare match B0)		37	H'0094 to H'0097	H'004A to H'004B		
CMIA1/CMIB1 (compare match A1/B1)		38	H'0098 to H'009B	H'004C to H'004D		
TOVI0/TOVI1 (overflow 0/1)		39	H'009C to H'009F	H'004E to H'004F		_
CMIA2 (compare match A2)	8-bit timer channel 2/3	40	H'00A0 to H'00A3	H'0050 to H'0051	IPRB6	
CMIB2 (compare match B2)		41	H'00A4 to H'00A7	H'0052 to H'0053		
CMIA3/CMIB3 (compare match A3/B3)		42	H'00A8 to H'00AB	H'0054 to H'0055		
TOVI2/TOVI3 (overflow 2/3)		43	H'00AC to H'00AF	H'0056 to H'0057		_
Reserved	_	44		H'0058 to H'0059	_	
		45		H'005A to H'005B		
		46 47		H'005C to H'005D H'005E to H'005F		
		47 48	H'00C0 to H'00C3			
		40 49	H'00C4 to H'00C7			
		50	H'00C8 to H'00CB			¥
		51	H'00CC to H'00CF	H'0066 to H'0067		Low

		Vector	Vector /	Vector Address*		
Interrupt Source	Origin	Number	Advanced Mode	Normal Mode	IPR	Priority
ERI0 (receive error 0)	SCI channel 0	52	H'00D0 to H'00D3	H'0068 to H'0069	IPRB3	High
RXI0 (receive data full 0)		53	H'00D4 to H'00D7	H'006A to H'006B		$\mathbf{\uparrow}$
TXI0 (transmit data empty 0)		54		H'006C to H'006D		
TEI0 (transmit end 0)		55	H'00DC to H'00DF	H'006E to H'006F		
ERI1 (receive error 1)	SCI channel 1	56	H'00E0 to H'00E3	H'0070 to H'0071	IPRB2	
RXI1 (receive data full 1)		57	H'00E4 to H'00E7	H'0072 to H'0073		
TXI1 (transmit data empty 1)		58	H'00E8 to H'00EB	H'0074 to H'0075		
TEI1 (transmit end 1)		59	H'00EC to H'00EF	H'0076 to H'0077		
Reserved	_	60	H'00F0 to H'00F3	H'0078 to H'0079		_
		61	H'00F4 to H'00F7	H'007A to H'007B		
		62	H'00F8 to H'00FB	H'007C to H'007D		
		63	H'00FC to H'00FF	H'007E to H'007F		<b>♥</b> Low

Note: \* Lower 16 bits of the address.

# 5.4 Interrupt Operation

# 5.4.1 Interrupt Handling Process

The H8/3024 Group handles interrupts differently depending on the setting of the UE bit. When UE = 1, interrupts are controlled by the I bit. When UE = 0, interrupts are controlled by the I and UI bits. Table 5.4 indicates how interrupts are handled for all setting combinations of the UE, I, and UI bits.

NMI interrupts are always accepted except in the reset and hardware standby states<sup>\*</sup>. IRQ interrupts and interrupts from the on-chip supporting modules have their own enable bits. Interrupt requests are ignored when the enable bits are cleared to 0.

Note: \* In the versions with on-chip flash memory, NMI input is sometimes disabled. For details see 17.9, NMI Input Disabling Conditions.

SYSCR		CCR	
UE	Ι	UI	Description
1	0	_	All interrupts are accepted. Interrupts with priority level 1 have higher priority.
	1	_	No interrupts are accepted except NMI.
0	0	—	All interrupts are accepted. Interrupts with priority level 1 have higher priority.
	1	0	NMI and interrupts with priority level 1 are accepted.
		1	No interrupts are accepted except NMI.

 Table 5.4
 UE, I, and UI Bit Settings and Interrupt Handling

UE = 1: Interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub> and interrupts from the on-chip supporting modules can all be masked by the I bit in the CPU's CCR. Interrupts are masked when the I bit is set to 1, and unmasked when the I bit is cleared to 0. Interrupts with priority level 1 have higher priority. Figure 5.4 is a flowchart showing how interrupts are accepted when UE = 1.




Figure 5.4 Process Up to Interrupt Acceptance when UE = 1

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5.3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted. If the I bit is set to 1, only NMI is accepted; other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is saved indicates the address of the first instruction that will be executed after the return from the interrupt service routine.
- Next the I bit is set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.

UE = 0: The I and UI bits in the CPU's CCR and the IPR bits enable three-level masking of IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupts and interrupts from the on-chip supporting modules.

- Interrupt requests with priority level 0 are masked when the I bit is set to 1, and are unmasked when the I bit is cleared to 0.
- Interrupt requests with priority level 1 are masked when the I and UI bits are both set to 1, and are unmasked when either the I bit or the UI bit is cleared to 0.

For example, if the interrupt enable bits of all interrupt requests are set to 1, IPRA is set to H'20, and IPRB is set to H'00 (giving  $IRQ_2$  and  $IRQ_3$  interrupt requests priority over other interrupts), interrupts are masked as follows:

- a. If I = 0, all interrupts are unmasked (priority order:  $NMI > IRQ_2 > IRQ_3 > IRQ_0 \dots$ ).
- b. If I = 1 and UI = 0, only NMI, IRQ<sub>2</sub>, and IRQ<sub>3</sub> are unmasked.
- c. If I = 1 and UI = 1, all interrupts are masked except NMI.

Figure 5.5 shows the transitions among the above states.






Figure 5.5 Interrupt Masking State Transitions (Example)

Figure 5.6 is a flowchart showing how interrupts are accepted when UE = 0.

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the highestpriority request, following the IPR interrupt priority settings, and holds other requests pending. If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt controller follows the priority order shown in table 5.3.
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is set to 1 and the UI bit is cleared to 0, only interrupts with priority level 1 are accepted; interrupt requests with priority level 0 are held pending. If the I bit and UI bit are both set to 1, all other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execution of the current instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is saved indicates the address of the first instruction that will be executed after the return from the interrupt service routine.
- The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service routine starts executing from the address indicated by the contents of the vector address.




Figure 5.6 Process Up to Interrupt Acceptance when UE = 0



#### 5.4.2 Interrupt Exception Handling Sequence

Figure 5.7 shows the interrupt exception handling sequence in mode 2 when the program code and stack are in an external memory area accessed in two states via a 16-bit bus.




Figure 5.7 Interrupt Exception Handling Sequence

REJ09B0260-0200

#### 5.4.3 Interrupt Response Time

Table 5.5 indicates the interrupt response time from the occurrence of an interrupt request until the first instruction of the interrupt service routine is executed.

#### Table 5.5 Interrupt Response Time

			External Memory				
		On-Chip	8-1	Bit Bus	16-	Bit Bus	
No.	ltem	Memory	2 States	3 States	2 States	3 States	
1	Interrupt priority decision	2 <sup>*1</sup>	2 <sup>*1</sup>	2 <sup>*1</sup>	2 <sup>*1</sup>	2 <sup>*1</sup>	
2	Maximum number of states until end of current instruction	1 to 23	1 to 27	1 to 31 <sup>*4</sup>	1 to 23	1 to 25 <sup>*4</sup>	
3	Saving PC and CCR to stack	4	8	12 <sup>*4</sup>	4	6 <sup>*4</sup>	
4	Vector fetch	4	8	12 <sup>*4</sup>	4	6 <sup>*4</sup>	
5	Instruction fetch*2	4	8	12 <sup>*4</sup>	4	6 <sup>*4</sup>	
6	Internal processing*3	4	4	4	4	4	
Total		19 to 41	31 to 57	43 to 73	19 to 41	25 to 49	

Notes: 1. 1 state for internal interrupts.

2. Prefetch after the interrupt is accepted and prefetch of the first instruction in the interrupt service routine.

3. Internal processing after the interrupt is accepted and internal processing after vector fetch.

4. The number of states increases if wait states are inserted in external memory access.



### 5.5 Usage Notes

### 5.5.1 Contention between Interrupt and Interrupt-Disabling Instruction

When an instruction clears an interrupt enable bit to 0 to disable the interrupt, the interrupt is not disabled until after execution of the instruction is completed. If an interrupt occurs while a BCLR, MOV, or other instruction is being executed to clear its interrupt enable bit to 0, at the instant when execution of the instruction ends the interrupt is still enabled, so its interrupt exception handling is carried out. If a higher-priority interrupt is also requested, however, interrupt exception handling for the higher-priority interrupt is carried out, and the lower-priority interrupt is ignored. This also applies to the clearing of an interrupt flag to 0.

Figure 5.8 shows an example in which an IMIEA bit is cleared to 0 in the 16-bit timer's TISRA register.




Figure 5.8 Contention between Interrupt and Interrupt-Disabling Instruction

This type of contention will not occur if the interrupt is masked when the interrupt enable bit or flag is cleared to 0.

### Renesas

### 5.5.2 Instructions that Inhibit Interrupts

The LDC, ANDC, ORC, and XORC instructions inhibit interrupts. When an interrupt occurs, after determining the interrupt priority, the interrupt controller requests a CPU interrupt. If the CPU is currently executing one of these interrupt-inhibiting instructions, however, when the instruction is completed the CPU always continues by executing the next instruction.

### 5.5.3 Interrupts during EEPMOV Instruction Execution

The EEPMOV.B and EEPMOV.W instructions differ in their reaction to interrupt requests.

When the EEPMOV.B instruction is executing a transfer, no interrupts are accepted until the transfer is completed, not even NMI.

When the EEPMOV.W instruction is executing a transfer, interrupt requests other than NMI are not accepted until the transfer is completed. If NMI is requested, NMI exception handling starts at a transfer cycle boundary. The PC value saved on the stack is the address of the next instruction. Programs should be coded as follows to allow for NMI interrupts during EEPMOV.W execution:

L1: EEPMOV.W MOV.W R4,R4 BNE L1



# Section 6 Bus Controller

### 6.1 Overview

The H8/3024 Group has an on-chip bus controller (BSC) that manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set independently for each area, enabling multiple memories to be connected easily.

The bus controller also has a bus arbitration function that controls the operation of the internal bus masters—the CPU can release the bus to an external device.

#### 6.1.1 Features

The features of the bus controller are listed below.

- Manages external address space in area units
  - Manages the external space as eight areas (0 to 7) of 128 kbytes in 1M-byte modes, or 2 Mbytes in 16-Mbyte modes
  - Bus specifications can be set independently for each area
- Basic bus interface
  - Chip select ( $\overline{CS}_0$  to  $\overline{CS}_7$ ) can be output for areas 0 to 7
  - 8-bit access or 16-bit access can be selected for each area
  - Two-state access or three-state access can be selected for each area
  - Program wait states can be inserted for each area
  - Pin wait insertion capability is provided
- Idle cycle insertion
  - An idle cycle can be inserted in case of an external read cycle between different areas
  - An idle cycle can be inserted when an external read cycle is immediately followed by an external write cycle
- Bus arbitration function
  - A built-in bus arbiter grants the bus right to the CPU, or an external bus master
- Other features
  - Choice of two address update modes

#### 6.1.2 Block Diagram

Figure 6.1 shows a block diagram of the bus controller.




Figure 6.1 Block Diagram of Bus Controller



### 6.1.3 Pin Configuration

Table 6.1 summarizes the input/output pins of the bus controller.

Table 6.1	<b>Bus Controller Pins</b>
-----------	----------------------------

Name	Abbreviation	I/O	Function
Chip select 0 to 7	$\overline{CS}_0$ to $\overline{CS}_7$	Output	Strobe signals selecting areas 0 to 7
Address strobe	AS	Output	Strobe signal indicating valid address output on the address bus
Read	RD	Output	Strobe signal indicating reading from the external address space
High write	HWR	Output	Strobe signal indicating writing to the external address space, with valid data on the upper data bus ( $D_{15}$ to $D_8$ )
Low write	LWR	Output	Strobe signal indicating writing to the external address space, with valid data on the lower data bus ( $D_7$ to $D_0$ )
Wait	WAIT	Input	Wait request signal for access to external three-state access areas
Bus request	BREQ	Input	Request signal for releasing the bus to an external device
Bus acknowledge	BACK	Output	Acknowledge signal indicating release of the bus to an external device



### 6.1.4 Register Configuration

Table 6.2 summarizes the bus controller's registers.

#### Table 6.2 Bus Controller Registers

Address*1	Name	Abbreviation	R/W	Initial Value
H'EE020	Bus width control register	ABWCR	R/W	H'FF <sup>*2</sup>
H'EE021	Access state control register	ASTCR	R/W	H'FF
H'EE022	Wait control register H	WCRH	R/W	H'FF
H'EE023	Wait control register L	WCRL	R/W	H'FF
H'EE013	Bus release control register	BRCR	R/W	H'FE <sup>*3</sup>
H'EE01F	Chip select control register	CSCR	R/W	H'0F
H'EE01E	Address control register	ADRCR	R/W	H'FF
H'EE024	Bus control register	BCR	R/W	H'C6

Notes: 1. Lower 20 bits of the address in advanced mode.

2. In modes 2 and 4, the initial value is H'00.

3. In modes 3 and 4, the initial value is H'EE.

### 6.2 **Register Descriptions**

### 6.2.1 Bus Width Control Register (ABWCR)

ABWCR is an 8-bit readable/writable register that selects 8-bit or 16-bit access for each area.

Bit		7	6	5	4	3	2	1	0
		ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 1, 3, 5, 6,	Initial valu	le 1	1	1	1	1	1	1	1
and 7	Read/Wri	te R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Modes	∫ Initial valu	ue 0	0	0	0	0	0	0	0
2 and 4	Read/Wri	te R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

When ABWCR contains HFF (selecting 8-bit access for all areas), the chip operates in 8-bit bus mode: the upper data bus ( $D_{15}$  to  $D_8$ ) is valid, and port 4 is an input/output port. When at least one bit is cleared to 0 in ABWCR, the chip operates in 16-bit bus mode with a 16-bit data bus ( $D_{15}$  to  $D_0$ ). In modes 1, 3, 5, 6, and 7, ABWCR is initialized to H'FF by a reset and in hardware standby mode. In modes 2 and 4, ABWCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0):** These bits select 8-bit access or 16-bit access for the corresponding areas.

Bits 7 to 0 ABW7 to ABW0	Description
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

ABWCR specifies the data bus width of external memory areas. The data bus width of on-chip memory and registers is fixed, and does not depend on ABWCR settings. These settings are therefore invalid in the single-chip modes (modes 6 and 7).

#### 6.2.2 Access State Control Register (ASTCR)

ASTCR is an 8-bit readable/writable register that selects whether each area is accessed in two states or three states.

Bit	7	6	5	4	3	2	1	0
	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Bits selecting number of states for access to each area

ASTCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select whether the corresponding area is accessed in two or three states.

Bits 7 to 0 AST7 to AST0	Description	
0	Areas 7 to 0 are accessed in two states	
1	Areas 7 to 0 are accessed in three states	(Initial value)

ASTCR specifies the number of states in which external areas are accessed. On-chip memory and registers are accessed in a fixed number of states that does not depend on ASTCR settings. These settings are therefore meaningless in the single-chip modes (modes 6 and 7).

### Renesas

### 6.2.3 Wait Control Registers H and L (WCRH, WCRL)

WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area.

On-chip memory and registers are accessed in a fixed number of states that does not depend on WCRH/WCRL settings.

WCRH and WCRL are initialized to H'FF by a reset and in hardware standby mode. They are not initialized in software standby mode.

### WCRH

Bit	7	6	5	4	3	2	1	0
	W71	W70	W61	W60	W51	W50	W41	W40
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

**Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70):** These bits select the number of program wait states when area 7 in external space is accessed while the AST7 bit in ASTCR is set to 1.

Bit 7 W71	Bit 6 W70	Description
0	0	Program wait not inserted when external space area 7 is accessed
	1	1 program wait state inserted when external space area 7 is accessed
1	0	2 program wait states inserted when external space area 7 is accessed
	1	3 program wait states inserted when external space area 7 is accessed (Initial value)



Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the number of program wait states when area 6 in external space is accessed while the AST6 bit in ASTCR is set to 1.

Bit 5 W61	Bit 4 W60	Description
0	0	Program wait not inserted when external space area 6 is accessed
	1	1 program wait state inserted when external space area 6 is accessed
1	0	2 program wait states inserted when external space area 6 is accessed
	1	3 program wait states inserted when external space area 6 is accessed (Initial value)

Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50): These bits select the number of program wait states when area 5 in external space is accessed while the AST5 bit in ASTCR is set to 1.

Bit 3 W51	Bit 2 W50	Description
0	0	Program wait not inserted when external space area 5 is accessed
	1	1 program wait state inserted when external space area 5 is accessed
1	0	2 program wait states inserted when external space area 5 is accessed
	1	3 program wait states inserted when external space area 5 is accessed (Initial value)

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the number of program wait states when area 4 in external space is accessed while the AST4 bit in ASTCR is set to 1.

Bit 1 W41	Bit 0 W40	Description
0	0	Program wait not inserted when external space area 4 is accessed
	1	1 program wait state inserted when external space area 4 is accessed
1	0	2 program wait states inserted when external space area 4 is accessed
	1	3 program wait states inserted when external space area 4 is accessed (Initial value)

#### WCRL

Bit	7	6	5	4	3	2	1	0
	W31	W30	W21	W20	W11	W10	W01	W00
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of program wait states when area 3 in external space is accessed while the AST3 bit in ASTCR is set to 1.

Bit 7 W31	Bit 6 W30	Description
0	0	Program wait not inserted when external space area 3 is accessed
	1	1 program wait state inserted when external space area 3 is accessed
1	0	2 program wait states inserted when external space area 3 is accessed
	1	3 program wait states inserted when external space area 3 is accessed (Initial value)

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the number of program wait states when area 2 in external space is accessed while the AST2 bit in ASTCR is set to 1.

Bit 5 W21	Bit 4 W20	Description
0	0	Program wait not inserted when external space area 2 is accessed
	1	1 program wait state inserted when external space area 2 is accessed
1	0	2 program wait states inserted when external space area 2 is accessed
	1	3 program wait states inserted when external space area 2 is accessed (Initial value)



Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10): These bits select the number of program wait states when area 1 in external space is accessed while the AST1 bit in ASTCR is set to 1.


Bit 3 W11	Bit 2 W10	Description
0	0	Program wait not inserted when external space area 1 is accessed
	1	1 program wait state inserted when external space area 1 is accessed
1	0	2 program wait states inserted when external space area 1 is accessed
	1	3 program wait states inserted when external space area 1 is accessed (Initial value)

**Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00):** These bits select the number of program wait states when area 0 in external space is accessed while the AST0 bit in ASTCR is set to 1.

Bit 1 W01	Bit 0 W00	Description
0	0	Program wait not inserted when external space area 0 is accessed
	1	1 program wait state inserted when external space area 0 is accessed
1	0	2 program wait states inserted when external space area 0 is accessed
	1	3 program wait states inserted when external space area 0 is accessed (Initial value)

### 6.2.4 Bus Release Control Register (BRCR)

BRCR is an 8-bit readable/writable register that enables address output on bus lines  $A_{23}$  to  $A_{20}$  and enables or disables release of the bus to an external device.



BRCR is initialized to H'FE in modes 1, 2, 5, 6, and 7, and to H'EE in modes 3 and 4, by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Address 23 Enable (A23E):** Enables  $PA_4$  to be used as the  $A_{23}$  address output pin. Writing 0 in this bit enables  $A_{23}$  output from  $PA_4$ . In modes other than 3, 4, and 5, this bit cannot be modified and  $PA_4$  has its ordinary port functions.

Bit 7 A23E	Description	
0	PA <sub>4</sub> is the A <sub>23</sub> address output pin	
1	PA₄ is an input/output pin	(Initial value)



**Bit 6—Address 22 Enable (A22E):** Enables  $PA_5$  to be used as the  $A_{22}$  address output pin. Writing 0 in this bit enables  $A_{22}$  output from  $PA_5$ . In modes other than 3, 4, and 5, this bit cannot be modified and  $PA_5$  has its ordinary port functions.

Bit 6 A22E	Description	
0	$PA_5$ is the $A_{22}$ address output pin	
1	$PA_5$ is an input/output pin	(Initial value)

**Bit 5—Address 21 Enable (A21E):** Enables  $PA_6$  to be used as the  $A_{21}$  address output pin. Writing 0 in this bit enables  $A_{21}$  output from  $PA_6$ . In modes other than 3, 4, and 5, this bit cannot be modified and  $PA_6$  has its ordinary port functions.

Bit 5 A21E	Description	
0	$PA_6$ is the $A_{21}$ address output pin	
1	PA <sub>6</sub> is an input/output pin	(Initial value)

**Bit 4—Address 20 Enable (A20E):** Enables  $PA_7$  to be used as the  $A_{20}$  address output pin. Writing 0 in this bit enables  $A_{20}$  output from  $PA_7$ . This bit can only be modified in mode 5.

Bit 4 A20E	Description
0	$PA_7$ is the $A_{20}$ address output pin (Initial value when in mode 3 or 4)
1	$PA_7$ is an input/output pin (Initial value when in mode 1, 2, 5, 6 or 7)

Bits 3 to 1—Reserved: These bits cannot be modified and are always read as 1.

Bit 0—Bus Release Enable (BRLE): Enables or disables release of the bus to an external device.

Bit 0 BRLE	Description	
0	The bus cannot be released to an external device BREQ and BACK can be used as input/output pins	(Initial value)
1	The bus can be released to an external device	

#### 6.2.5 Bus Control Register (BCR)

Bit	7	6	5	4	3	2	1	0
	ICIS1	ICIS0	—	—	_	—	RDEA	WAITE
Initial value	1	1	0*	0*	0*	1	1	0
Read/Write	R/W	R/W	_	_	_	_	R/W	R/W

Note: \* 1 must not be written in bits 5 to 3.

BCR is an 8-bit readable/writable register that enables or disables idle cycle insertion, selects the area division unit, and enables or disables  $\overline{WAIT}$  pin input.

BCR is initialized to H'C6 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bit 7—Idle Cycle Insertion 1 (ICIS1):** Selects whether one idle cycle state is to be inserted between bus cycles in case of consecutive external read cycles for different areas.

Bit 7 ICIS1	Description
0	No idle cycle inserted in case of consecutive external read cycles for different areas
1	Idle cycle inserted in case of consecutive external read cycles for different areas (Initial value)

**Bit 6—Idle Cycle Insertion 0 (ICIS0):** Selects whether one idle cycle state is to be inserted between bus cycles in case of consecutive external read and write cycles.

Bit 6 ICIS0	Description
0	No idle cycle inserted in case of consecutive external read and write cycles
1	Idle cycle inserted in case of consecutive external read and write cycles (Initial value)

**Bits 5 to 3—Reserved (must not be set to 1):** These bits can be read and written, but must not be set to 1. Normal operation cannot be guaranteed if 1 is written in these bits.

Bit 2—Reserved: Read-only bit, always read as 1.



**Bit 1—Area Division Unit Select (RDEA):** Selects the memory map area division units. This bit is valid in modes 3, 4, and 5, and is invalid in modes 1, 2, 6, and 7.

Bit 1 RDEA	Description		
0	Area divisions are as follows:	Area 0: 2 Mbytes	Area 4: 1.93 Mbytes
		Area 1: 2 Mbytes	Area 5: 4 kbytes
		Area 2: 8 Mbytes	Area 6: 23.75 kbytes (19.75 kbytes)*
		Area 3: 2 Mbytes	Area 7: 22 bytes
1	Areas 0 to 7 are the same size	e (2 Mbytes)	(Initial value)

Note: \* Division in the H8/3024F-ZTAT and H8/3024 mask ROM version.

**Bit 0—WAIT Pin Enable (WAITE):** Enables or disables wait insertion by means of the  $\overline{WAIT}$  pin.

Bit 0 WAITE	Description	
0	$\overline{\text{WAIT}}$ pin wait input is disabled, and the $\overline{\text{WAIT}}$ pin can be used a input/output port	as an (Initial value)
1	WAIT pin wait input is enabled	

### 6.2.6 Chip Select Control Register (CSCR)

CSCR is an 8-bit readable/writable register that enables or disables output of chip select signals  $(\overline{CS}_7 \text{ to } \overline{CS}_4)$ .

If output of a chip select signal  $\overline{CS}_7$  to  $\overline{CS}_4$  is enabled by a setting in this register, the corresponding pin functions a chip select signal ( $\overline{CS}_7$  to  $\overline{CS}_4$ ) output regardless of any other settings. CSCR cannot be modified in single-chip mode.

Bit	7	6	5	4	3	2	1	0
	CS7E	CS6E	CS5E	CS4E		—	—	—
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_	
	Chip select 7 to 4 enable Reserved bits These bits enable or disable chip select signal output							5

CSCR is initialized to H'0F by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Chip Select 7 to 4 Enable (CS7E to CS4E): These bits enable or disable output of the corresponding chip select signal.


Bit n CSnE	Description	
0	Output of chip select signal $\overline{\text{CSn}}$ is disabled	(Initial value)
1	Output of chip select signal $\overline{\text{CSn}}$ is enabled	
Note: $n = 7$ to 4		

Bits 3 to 0—Reserved: These bits cannot be modified and are always read as 1.



#### 6.2.7 Address Control Register (ADRCR)

ADRCR is an 8-bit readable/writable register that selects either address update mode 1 or address update mode 2 as the address output method.



ADRCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 1—Reserved: Read-only bits, always read as 1.

Bit 0—Address Control (ADRCTL): Selects the address output method.

Bit 0 ADRCTL	Description	
0	Address update mode 2 is selected	
1	Address update mode 1 is selected	(Initial value)

### 6.3 Operation

### 6.3.1 Area Division


The external address space is divided into areas 0 to 7. Each area has a size of 128 kbytes in the 1-Mbyte modes, or 2 Mbytes in the 16-Mbyte modes. Figure 6.2 shows a general view of the memory map.

H'00000		H'000000		
H'1FFFF	Area 0 (128 kbytes)	H'1FFFFF	Area 0 (2 Mbytes)	
H'20000		H'200000		
H'3FFFF	Area 1 (128 kbytes)	H'3FFFFF	Area 1 (2 Mbytes)	
H'40000		H'400000		
H'5FFFF	Area 2 (128 kbytes)	H'5FFFFF	Area 2 (2 Mbytes)	
H'60000		H'600000	A	
H'7FFFF	Area 3 (128 kbytes)	H'7FFFF	Area 3 (2 Mbytes)	
H'80000		H'800000		
H'9FFFF	Area 4 (128 kbytes)	H'9FFFF	Area 4 (2 Mbytes)	
H'A0000		H'A00000	Area E (2 Mbutaa)	
H'BFFFF	Area 5 (128 kbytes)	H'BFFFFF	Area 5 (2 Mbytes)	
H'C0000		H'C00000		
H'DFFFF	Area 6 (128 kbytes)	H'DFFFFF	Area 6 (2 Mbytes)	
H'E0000	Area 7 (128 Mbytes)	H'E00000	Area 7 (2 Mbytes)	
H'FFFF		H'FFFFFF		
(a) 1-M	byte modes (modes 1 and 2)	(b) 16-M	byte modes (modes 3 to 5)	

Figure 6.2 Access Area Map for Each Operating Mode

Chip select signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ) can be output for areas 0 to 7. The bus specifications for each area are selected in ABWCR, ASTCR, WCRH, and WCRL.

In 16-Mbyte mode, the area division units can be selected with the RDEA bit in BCR.



#### Figure 6.3 Memory Map in 16-Mbyte Mode (H8/3024F-ZTAT, H8/3024 Mask ROM Verion) (1)




Figure 6.3 Memory Map in 16-Mbyte Mode (H8/3026F-ZTAT, H8/3026 Mask ROM Verion) (2)

Rev. 2.00 Sep 20, 2005 page 126 of 800 REJ09B0260-0200



#### 6.3.2 Bus Specifications

The external space bus specifications consist of three elements: bus width, number of access states, and number of program wait states.

The bus width and number of access states for on-chip memory and registers are fixed, and are not affected by the bus controller.

**Bus Width:** A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is set.

**Number of Access States:** Two or three access states can be selected with ASTCR. An area for which two-state access is selected functions as a two-state access space, and an area for which three-state access is selected functions as a three-state access space.

When two-state access space is designated, wait insertion is disabled.

**Number of Program Wait States:** When three-state access space is designated in ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRL. From 0 to 3 program wait states can be selected.

Table 6.3 shows the bus specifications for each basic bus interface area.

### Renesas

ABWCR	ASTCR	WCRH/\	WCRL	Bus Specific	ations (Basic Bus	Interface)
ABWn	ASTn	Wn1	Wn0	Bus Width	Access States	Program Wait States
0	0	_	_	16	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3
1	0	—	—	8	2	0
	1	0	0		3	0
			1			1
		1	0			2
			1			3

Note: n = 0 to 7

### 6.3.3 Memory Interfaces

As its memory interface, the H8/3024 Group has only a basic bus interface that allows direct connection of ROM, SRAM, and so on. It is not possible to select a DRAM interface that allows direct connection of DRAM, or a burst ROM interface that allows direct connection of burst ROM.




### 6.3.4 Chip Select Signals

For each of areas 0 to 7, the H8/3024 Group can output a chip select signal ( $\overline{CS}_0$  to  $\overline{CS}_7$ ) that goes low when the corresponding area is selected in expanded mode. Figure 6.4 shows the output timing of a  $\overline{CSn}$  signal.

**Output of \overline{CS}\_0 to \overline{CS}\_3:** Output of  $\overline{CS}_0$  to  $\overline{CS}_3$  is enabled or disabled in the data direction register (DDR) of the corresponding port.

In the expanded modes with on-chip ROM disabled, a reset leaves pin  $\overline{CS}_0$  in the output state and pins  $\overline{CS}_1$  to  $\overline{CS}_3$  in the input state. To output chip select signals  $\overline{CS}_1$  to  $\overline{CS}_3$ , the corresponding DDR bits must be set to 1. In the expanded modes with on-chip ROM enabled, a reset leaves pins  $\overline{CS}_0$  to  $\overline{CS}_3$  in the input state. To output chip select signals  $\overline{CS}_0$  to  $\overline{CS}_3$ , the corresponding DDR bits must be set to 1. For output chip select signals  $\overline{CS}_0$  to  $\overline{CS}_3$ , the corresponding DDR bits must be set to 1. For details, see section 7, I/O Ports.

**Output of**  $\overline{CS}_4$  to  $\overline{CS}_7$ : Output of  $\overline{CS}_4$  to  $\overline{CS}_7$  is enabled or disabled in the chip select control register (CSCR). A reset leaves pins  $\overline{CS}_4$  to  $\overline{CS}_7$  in the input state. To output chip select signals  $\overline{CS}_4$  to  $\overline{CS}_7$ , the corresponding CSCR bits must be set to 1. For details, see section 7, I/O Ports.




**Figure 6.4**  $\overline{\text{CS}}$ n Signal Output Timing (n = 0 to 7)

When the on-chip ROM, on-chip RAM, and internal I/O registers are accessed,  $\overline{CS}_0$  to  $\overline{CS}_7$  remain high. The  $\overline{CS}_n$  signals are decoded from the address signals. They can be used as chip select signals for SRAM and other devices.

# Renesas

### 6.3.5 Address Output Method

The H8/3024 Group provides a choice of two address update methods: either the same method as in the previous H8/300H Series (address update mode 1), or a method in which address updating is restricted to external space accesses (address update mode 2).






Figure 6.5 Sample Address Output in Each Address Update Mode (Basic Bus Interface, 3-State Space)

Address Update Mode 1: Address update mode 1 is compatible with the previous H8/300H Series. Addresses are always updated between bus cycles.

Address Update Mode 2: In address update mode 2, address updating is performed only in external space accesses. In this mode, the address can be retained between an external space read cycle and an instruction fetch cycle (on-chip memory) by placing the program in on-chip memory. Address update mode 2 is therefore useful when connecting a device that requires address hold time with respect to the rise of the  $\overline{\text{RD}}$  strobe.

Switching between address update modes 1 and 2 is performed by means of the ADRCTL bit in ADRCR. The initial value of ADRCR is the address update mode 1 setting, providing compatibility with the previous H8/300H Series.



### 6.4 Basic Bus Interface

### 6.4.1 Overview

The basic bus interface enables direct connection of ROM, SRAM, and so on.

The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL (see table 6.3).

### 6.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and when accessing external space, controls whether the upper data bus ( $D_{15}$  to  $D_8$ ) or lower data bus ( $D_7$  to  $D_0$ ) is used according to the bus specifications for the area being accessed (8-bit access area or 16-bit access area) and the data size.

**8-Bit Access Areas:** Figure 6.6 illustrates data alignment control for 8-bit access space. With 8bit access space, the upper data bus ( $D_{15}$  to  $D_8$ ) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word access is performed as two byte accesses, and a longword access, as four byte accesses.




Figure 6.6 Access Sizes and Data Alignment Control (8-Bit Access Area)

# Renesas

#### Section 6 Bus Controller

**16-Bit Access Areas:** Figure 6.7 illustrates data alignment control for 16-bit access areas. With 16-bit access areas, the upper data bus ( $D_{15}$  to  $D_8$ ) and lower data bus ( $D_7$  to  $D_0$ ) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword access is executed as two word accesses.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for an even address, and the lower data bus for an odd address.




Figure 6.7 Access Sizes and Data Alignment Control (16-Bit Access Area)

### 6.4.3 Valid Strobes

Table 6.4 shows the data buses used, and the valid strobes, for the access spaces.

In a read, the  $\overline{RD}$  signal is valid for both the upper and the lower half of the data bus.

In a write, the  $\overline{HWR}$  signal is valid for the upper half of the data bus, and the  $\overline{LWR}$  signal for the lower half.



Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D <sub>15</sub> to D <sub>8</sub> )	Lower Data Bus (D <sub>7</sub> to D₀)
8-bit access	Byte	Read	_	RD	Valid	Invalid
area		Write		HWR	_	Undetermined data
16-bit access	Byte	Read	Even	RD	Valid	Invalid
area			Odd	-	Invalid	Valid
		Write	Even	HWR	Valid	Undetermined data
			Odd	LWR	Undetermined data	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

#### Table 6.4 Data Buses Used and Valid Strobes

Notes: 1. Undetermined data means that unpredictable data is output.

2. Invalid means that the bus is in the input state and the input is ignored.

#### 6.4.4 Memory Areas

The initial state of each area is basic bus interface, three-state access space. The initial bus width is selected according to the operating mode.

**Area 0:** Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of area 0 is external space. In ROM-enabled expansion mode, the space excluding on-chip ROM is external space.

When area 0 external space is accessed, the  $\overline{CS}_0$  signal can be output.

The size of area 0 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3 to 5.

Areas 1 to 6: In external expansion mode, areas 1 to 6 are entirely external space. When area 1 to 6 external space is accessed, the  $\overline{CS}_1$  to  $\overline{CS}_6$  pin signals respectively can be output. The size of areas 1 to 6 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3 to 5.

**Area 7:** Area 7 includes the on-chip RAM and registers. In external expansion mode, the space excluding the on-chip RAM and registers is external space. The on-chip RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes external space . When area 7 external space is accessed, the  $\overline{CS}_7$  signal can be output. The size of area 7 is 128 kbytes in modes 1 and 2, and 2 Mbytes in modes 3 to 5.

### 6.4.5 Basic Bus Control Signal Timing

**8-Bit, Three-State-Access Areas:** Figure 6.8 shows the timing of bus control signals for an 8-bit, three-state-access area. The upper data bus  $(D_{15} \text{ to } D_8)$  is used in accesses to these areas. The  $\overline{LWR}$  pin is always high. Wait states can be inserted.




Figure 6.8 Bus Control Signal Timing for 8-Bit, Three-State-Access Area

**8-Bit, Two-State-Access Areas:** Figure 6.9 shows the timing of bus control signals for an 8-bit, two-state-access area. The upper data bus ( $D_{15}$  to  $D_8$ ) is used in accesses to these areas. The  $\overline{LWR}$  pin is always high. Wait states cannot be inserted.




Figure 6.9 Bus Control Signal Timing for 8-Bit, Two-State-Access Area

**16-Bit, Three-State-Access Areas:** Figures 6.10 to 6.12 show the timing of bus control signals for a 16-bit, three-state-access area. In these areas, the upper data bus ( $D_{15}$  to  $D_8$ ) is used in accesses to even addresses and the lower data bus ( $D_7$  to  $D_0$ ) in accesses to odd addresses. Wait states can be inserted.




Figure 6.10 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (1) (Byte Access to Even Address)




Figure 6.11 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (2) (Byte Access to Odd Address)

Section 6 Bus Controller




Figure 6.12 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (3) (Word Access)



**16-Bit, Two-State-Access Areas:** Figures 6.13 to 6.15 show the timing of bus control signals for a 16-bit, two-state-access area. In these areas, the upper data bus ( $D_{15}$  to  $D_8$ ) is used in accesses to even addresses and the lower data bus ( $D_7$  to  $D_0$ ) in accesses to odd addresses. Wait states cannot be inserted.




Figure 6.13 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (1) (Byte Access to Even Address)




Figure 6.14 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (2) (Byte Access to Odd Address)




Figure 6.15 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (3) (Word Access)

### 6.4.6 Wait Control

When accessing external space, the H8/3024 Group can extend the bus cycle by inserting wait states ( $T_w$ ). There are two ways of inserting wait states: program wait insertion and pin wait insertion using the  $\overline{WAIT}$  pin.

**Program Wait Insertion:** From 0 to 3 wait states can be inserted automatically between the  $T_2$  state and  $T_3$  state on an individual area basis in three-state access space, according to the settings of WCRH and WCRL.

**Pin Wait Insertion:** Setting the WAITE bit in BCR to 1 enables wait insertion by means of the  $\overline{WAIT}$  pin. When external space is accessed in this state, a program wait is first inserted. If the  $\overline{WAIT}$  pin is low at the falling edge of  $\phi$  in the last T<sub>2</sub> or T<sub>W</sub> state, another T<sub>W</sub> state is inserted. If the  $\overline{WAIT}$  pin is held low, T<sub>W</sub> states are inserted until it goes high.

This is useful when inserting four or more  $T_W$  states, or when changing the number of  $T_W$  states for different external devices.

The WAITE bit setting applies to all areas.

Figure 6.16 shows an example of the timing for insertion of one program wait state in 3-state space.




Figure 6.16 Example of Wait State Insertion Timing



## 6.5 Idle Cycle

### 6.5.1 Operation

When the H8/3024 Group chip accesses external space, it can insert a 1-state idle cycle ( $T_i$ ) between bus cycles in the following cases: when read accesses between different areas occur consecutively, and when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM, which has a long output floating time, and high-speed memory, I/O interfaces, and so on.

The initial value of the ICIS1 and ICIS0 bits in BCR is 1, so that idle cycle insertion is performed in the initial state. If there are no data collisions, the ICIS bits can be cleared.

**Consecutive Reads between Different Areas:** If consecutive reads between different areas occur while the ICIS1 bit is set to 1 in BCR, an idle cycle is inserted at the start of the second read cycle.

Figure 6.17 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in bus cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 6.17 Example of Idle Cycle Operation (ICIS1 = 1)

Write after Read: If an external write occurs after an external read while the ICISO bit is set to 1 in BCR, an idle cycle is inserted at the start of the write cycle.

Figure 6.18 shows an example of the operation in this case. In this example, bus cycle A is a read cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle.

In (a), an idle cycle is not inserted, and a collision occurs in bus cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 6.18 Example of Idle Cycle Operation (ICIS0 = 1)



**Usage Note:** When non-insertion of an idle cycle is specified, the rise (negation) of  $\overline{RD}$  and fall (assertion) of  $\overline{CS}_n$  may occur simultaneously. Figure 6.19 shows an example of the operation in this case.

If consecutive reads to a different external area occur while the ICIS1 bit in BCR is cleared to 0, or if an external read is followed by a write cycle for a different external area while the ICIS0 bit is cleared to 0, negation of  $\overline{RD}$  in the first read cycle and assertion of  $\overline{CS_n}$  in the following bus cycle will occur simultaneously. Depending on the output delay time of each signal, therefore, it is possible that the  $\overline{RD}$  low output in the previous read cycle and the  $\overline{CS_n}$  low output in the following bus cycle will overlap.

As long as  $\overline{RD}$  and  $\overline{CS}_n$  do not change simultaneously, or if there is no problem even if they do, non-insertion of an idle cycle can be specified.




Figure 6.19 Example of Idle Cycle Operation

### 6.5.2 Pin States in Idle Cycle

Table 6.5 shows the pin states in an idle cycle.

### Table 6.5Pin States in Idle Cycle

Pins	Pin State
A <sub>23</sub> to A <sub>0</sub>	Next cycle address value
D <sub>15</sub> to D <sub>0</sub>	High-impedance
<u>CS</u> n	High
ĀS	High
RD	High
HWR	High
LWR	High

## 6.6 Bus Arbiter

The bus controller has a built-in bus arbiter that arbitrates between different bus masters. The bus master can be either the CPU or an external bus master. When a bus master has the bus right it can carry out read and write operations. Each bus master uses a bus request signal to request the bus right. At fixed times the bus arbiter determines priority and uses a bus acknowledge signal to grant the bus to a bus master, which can the operate using the bus.

The bus arbiter checks whether the bus request signal from a bus master is active or inactive, and returns an acknowledge signal to the bus master. When two or more bus masters request the bus, the highest-priority bus master receives an acknowledge signal. The bus master that receives an acknowledge signal can continue to use the bus until the acknowledge signal is deactivated.

The bus master priority order is:

(High) External bus master > CPU (Low)

The bus arbiter samples the bus request signals and determines priority at all times, but it does not always grant the bus immediately, even when it receives a bus request from a bus master with higher priority than the current bus master. Each bus master has certain times at which it can release the bus to a higher-priority bus master.



#### 6.6.1 Operation

**CPU:** The CPU is the lowest-priority bus master. If an external bus master requests the bus while the CPU has the bus right, the bus arbiter transfers the bus right to the bus master that requested it. The bus right is transferred at the following times:

- The bus right is transferred at the boundary of a bus cycle. If word data is accessed by two consecutive byte accesses, however, the bus right is not transferred between the two byte accesses.
- If another bus master requests the bus while the CPU is performing internal operations, such as executing a multiply or divide instruction, the bus right is transferred immediately. The CPU continues its internal operations.
- If another bus master requests the bus while the CPU is in sleep mode, the bus right is transferred immediately.

**External Bus Master:** When the BRLE bit is set to 1 in BRCR, the bus can be released to an external bus master. The external bus master has highest priority, and requests the bus right from the bus arbiter driving the  $\overline{BREQ}$  signal low. Once the external bus master acquires the bus, it keeps the bus until the  $\overline{BREQ}$  signal goes high. While the bus is released to an external bus master, the H8/3024 Group chip holds the address bus, data bus, bus control signals ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ), and chip select signals ( $\overline{CSn}$ : n = 7 to 0) in the high-impedance state, and holds the  $\overline{BACK}$  pin in the low output state.

The bus arbiter samples the  $\overline{BREQ}$  pin at the rise of the system clock ( $\phi$ ). If  $\overline{BREQ}$  is low, the bus is released to the external bus master at the appropriate opportunity. The  $\overline{BREQ}$  signal should be held low until the  $\overline{BACK}$  signal goes low.

When the  $\overline{BREQ}$  pin is high in two consecutive samples, the  $\overline{BACK}$  pin is driven high to end the bus-release cycle.

Figure 6.20 shows the timing when the bus right is requested by an external bus master during a read cycle in a two-state access area. There is a minimum interval of three states from when the  $\overline{BREQ}$  signal goes low until the bus is released.




Figure 6.20 Example of External Bus Master Operation

When making a transition to software standby mode, if there is contention with a bus request from an external bus master, the  $\overline{BACK}$  and strobe states may be indefinite when the transition is made.

When using software standby mode, clear the BRLE bit to 0 in BRCR before executing the SLEEP instruction.



## 6.7 Register and Pin Input Timing

### 6.7.1 Register Write Timing

**ABWCR, ASTCR, WCRH, and WCRL Write Timing:** Data written to ABWCR, ASTCR, WCRH, and WCRL takes effect starting from the next bus cycle. Figure 6.21 shows the timing when an instruction fetched from area 0 changes area 0 from three-state access to two-state access.




Figure 6.21 ASTCR Write Timing

**DDR and CSCR Write Timing:** Data written to DDR or CSCR for the port corresponding to the  $\overline{CSn}$  pin to switch between  $\overline{CSn}$  output and generic input takes effect starting from the  $T_3$  state of the DDR write cycle. Figure 6.22 shows the timing when the  $\overline{CS_1}$  pin is changed from generic input to  $\overline{CS_1}$  output.




Figure 6.22 DDR Write Timing

**BRCR Write Timing:** Data written to BRCR to switch between  $A_{23}$ ,  $A_{22}$ ,  $A_{21}$ , or  $A_{20}$  output and generic input or output takes effect starting from the  $T_3$  state of the BRCR write cycle. Figure 6.23 shows the timing when a pin is changed from generic input to  $A_{23}$ ,  $A_{22}$ ,  $A_{21}$ , or  $A_{20}$  output.




Figure 6.23 BRCR Write Timing

### 6.7.2 BREQ Pin Input Timing

After driving the  $\overline{BREQ}$  pin low, hold it low until  $\overline{BACK}$  goes low. If  $\overline{BREQ}$  returns to the high level before  $\overline{BACK}$  goes lows, the bus arbiter may operate incorrectly.

To terminate the external-bus-released state, hold the  $\overline{BREQ}$  signal high for at least three states. If  $\overline{BREQ}$  is high for too short an interval, the bus arbiter may operate incorrectly.



# Section 7 I/O Ports

### 7.1 Overview

The H8/3024 Group has 10 input/output ports (ports 1, 2, 3, 4, 5, 6, 8, 9, A, and B) and one inputonly port (port 7). Table 7.1 summarizes the port functions. The pins in each port are multiplexed as shown in table 7.1.

Each port has a data direction register (DDR) for selecting input or output, and a data register (DR) for storing output data. In addition to these registers, ports 2, 4, and 5 have an input pull-up control register (PCR) for switching input pull-up transistors on and off.

Ports 1 to 6 and port 8 can drive one TTL load and a 90-pF capacitive load. Ports 9, A, and B can drive one TTL load and a 30-pF capacitive load. Ports 1 to 6 and 8 to B can drive a darlington pair. Ports 1, 2, and 5 can drive LEDs (with 10-mA current sink). Pins P8<sub>2</sub> to P8<sub>0</sub>, PA<sub>7</sub> to PA<sub>0</sub> have Schmitt-trigger input circuits.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

Port	Description	Pins		I		Single-Chip Modes			
			Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
Port 1	<ul> <li>8-bit I/O port</li> <li>Can drive LEDs</li> </ul>	$P1_7$ to $P1_0/A_7$ to $A_0$	Address	output pin	s ( $A_7$ to $A_0$	)	Address output $(A_7 \text{ to } A_0)$ and generic input DDR = 0: generic input DDR = 1: address output	Generic i output	nput/
Port 2	<ul> <li>8-bit I/O port</li> <li>Built-in input pull-up transistors</li> <li>Can drive LEDs</li> </ul>	P27 to P20/ A15 to A8	Address	output pin	s (A <sub>15</sub> to A	8)	Address output ( $A_{15}$ to $A_8$ ) and generic input DDR = 0: generic input DDR = 1: address output	Generic i output	nput/
Port 3	• 8-bit I/O port	$P3_7$ to $P3_0/D_{15}$ to $D_8$	Data inpu	ut/output (I	D <sub>15</sub> to D <sub>8</sub> )		1	Generic i output	nput/

Table 7.1Port Functions

### Section 7 I/O Ports

Port	Description	Pins			Single-Chip Modes				
	-		Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
Port 4	<ul> <li>8-bit I/O port</li> <li>Built-in input pull-up transistors</li> </ul>	P4 <sub>7</sub> to P4 <sub>0</sub> / D <sub>7</sub> to D <sub>0</sub>	input/out 8-bit bus		neric inpu		eneric	Generic output	input/
Port 5	<ul> <li>4-bit I/O port</li> <li>Built-in input pull-up transistors</li> <li>Can drive LEDs</li> </ul>	P5 <sub>3</sub> to P5 <sub>0</sub> / A <sub>19</sub> to A <sub>16</sub>	Address	output (A	<sub>9</sub> to A <sub>16</sub> )		Address output ( $A_{19}$ to $A_{16}$ ) and 4-bit generic input DDR = 0: generic input DDR = 1: address output		input/
Port 6	• 8-bit I/O	P6 <sub>7</sub> /φ	Clock ou	tput (φ) ar	nd generic	input	l	1	
	port	P6 <sub>6</sub> /LWR P6₅/HWR P6₄/RD P6₃/AS		-		VR, HWR,		Generic output	
		P6 <sub>2</sub> /BACK P6 <sub>1</sub> /BREQ P6 <sub>0</sub> /WAIT	Bus control signal input/output (BACK, BREQ, WAIT) and 3-bit generic input/output					Generic input/ output	
Port 7	• 8-bit I/O port	P7 <sub>7</sub> /AN <sub>7</sub> / DA <sub>1</sub> P7 <sub>6</sub> /AN <sub>6</sub> / DA <sub>0</sub>	D/A conv	verter, and	generic i	nput	er, analog output		λ <sub>0</sub> ) from
		$P7_5$ to $P7_0/$ AN <sub>5</sub> to AN <sub>0</sub>	Analog ir	nput (AN₅	to AN <sub>0</sub> ) to	A/D conve	erter, and generic	; input	
Port 8	<ul> <li>5-bit I/O port</li> <li>P8<sub>2</sub> to P8<sub>0</sub> have Schmitt</li> </ul>	P8₄/CS₀		: generic i (reset val	·	putput	$DDR = 0 \text{ (after reset): generic input}$ $DDR = 1: \overline{CS}_0$ output	Generic output	input/
	inputs	P8 <sub>3</sub> /IRQ <sub>3</sub> / CS <sub>1</sub> /ADTRG	to A/D co DDR = 0	ut, $\overline{CS}_1$ ou onverter, a (after res : $\overline{CS}_1$ outp	nd generi et): generi	c input	input (ADTRG)	IRQ <sub>3</sub> inp external input (Al A/D con- and gen input/out	trigger DTRG) to verter, eric

Port	Description	Pins		E	Expanded	Modes		-	e-Chip odes
	-		Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
Port 8	<ul> <li>5-bit I/O port</li> <li>P8<sub>2</sub> to P8<sub>0</sub> have Schmitt inputs</li> </ul>	$\frac{P8_2/\overline{IRQ}_2}{CS_2}$ $\frac{P8_1/\overline{IRQ}_1}{CS_3}$ $\overline{P8_0}/\overline{IRQ}_0$	input DDR = 0 ( DDR = 1:	(after reset $\overline{CS}_2$ and $\overline{CS}_2$	it, $\overline{CS}_2$ and et): generic $\overline{CS}_3$ outpu neric input	c input t	but, and generic	IRQ₂ and input and input/out	d generic
Port 9	• 6-bit I/O port	$\begin{array}{c} P9_{5}/\overline{IRQ}_{5} \ / \\ SCK_{1} \\ P9_{4}/\overline{IRQ}_{4} \ / \\ SCK_{0} \\ P9_{3}/RxD_{1} \\ P9_{2}/RxD_{0} \\ P9_{1}/TxD_{1} \\ P9_{0}/TxD_{0} \end{array}$		cation inte	erfaces 1 a		$(xD_0, TxD_1, TxD_0)$ (1/0), $\overline{IRQ}_5$ and $\overline{IF}$		
Port A	<ul> <li>8-bit I/O port</li> <li>Schmitt inputs</li> </ul>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	Output (T pro-gramm timing pat controller input or or (TIOCB <sub>2</sub> ) timer and input/ output	mable ttern (TPC), utput for 16-bit	Address ( (A <sub>20</sub> )	output	Address output (A <sub>20</sub> ), TPC output (TP <sub>7</sub> ), input or output (TIOCB <sub>2</sub> ) for 16-bit timer, and generic input/output		), and
		PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub> PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub> PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	TPC output to TP <sub>4</sub> ), 10 timer input output (TI TIOCB <sub>1</sub> , T and gener input/outp	6-bit it and OCA <sub>2</sub> , TIOCA <sub>1</sub> ), ric	timer inpu TIOCB <sub>1</sub> ,	ut and outp TIOCA <sub>1</sub> ), a	TP₄),16-bit put (TIOCA₂, address output neric input/	TPC out to TP <sub>4</sub> ), timer inp output (1 TIOCB <sub>1</sub> , and gene input/out	16-bit ut and TIOCA <sub>2</sub> , TIOCA <sub>1</sub> ) eric
		PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> / TCLKD PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> / TCLKC PA <sub>1</sub> /TP <sub>1</sub> / TCLKB PA <sub>0</sub> /TP <sub>0</sub> / TCLKA	TCLKD, T	CLKC, TO	-,.	LKA), 8-bi	nput and output (T it timer input (TCI iput	÷.	•••

Port	Description	Pins	Expanded Modes					Single-Chip Modes		
			Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7	
Port B	• 8-bit I/O	PB <sub>7</sub> /TP <sub>15</sub>	TPC outp	PC output (TP <sub>15</sub> to TP <sub>12</sub> ) and generic input/output						
	port	PB <sub>6</sub> /TP <sub>14</sub>								
		PB <sub>5</sub> /TP <sub>13</sub>								
		PB <sub>4</sub> /TP <sub>12</sub>								
		$\frac{PB_3/TP_{11}}{TMIO_3/\overline{CS}_4}$		•	.,.		ut and output S₄ output, and	TPC outp to TP <sub>8</sub> ), 8	out (TP <sub>11</sub> 3-bit timer	
		PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub> /CS <sub>5</sub>	generic i	nput/outpu	ıt			input and (TMIO <sub>3</sub> ,	TMO <sub>2</sub> ,	
		PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub> /CS <sub>6</sub>						TMIO <sub>1</sub> , T and gene input/out	eric	
		PB <sub>0</sub> /TP <sub>8</sub> / TMO <sub>0</sub> /CS <sub>7</sub>							F ~.	

Legend:

SCI0: Serial communication interface channel 0

16TIM: 16-bit timer

SCI1: Serial communication interface channel 1

8TIM: 8-bit timer

TPC: Programmable timing pattern controller



### 7.2 Port 1

### 7.2.1 Overview

Port 1 is an 8-bit input/output port also used for address output, with the pin configuration shown in figure 7.1. The pin functions differ according to the operating mode. In modes 1 to 4 (expanded modes with on-chip ROM disabled), they are address bus output pins ( $A_7$  to  $A_0$ ).

In mode 5 (expanded modes with on-chip ROM enabled), settings in the port 1 data direction register (P1DDR) can designate pins for address bus output ( $A_7$  to  $A_0$ ) or generic input. In modes 6 and 7 (single-chip mode), port 1 is a generic input/output port.

Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also drive an LED or a darlington transistor pair.

Port 1 pins	Modes 1 to 4	Mode 5	Modes 6 and 7
← ► P1 <sub>7</sub> /A <sub>7</sub>	A <sub>7</sub> (output)	P1 <sub>7</sub> (input)/A <sub>7</sub> (output)	P17 (input/output)
→ P1 <sub>6</sub> /A <sub>6</sub>	A <sub>6</sub> (output)	P1 <sub>6</sub> (input)/A <sub>6</sub> (output)	P1 <sub>6</sub> (input/output)
► P1 <sub>5</sub> /A <sub>5</sub>	A <sub>5</sub> (output)	P1 <sub>5</sub> (input)/A <sub>5</sub> (output)	P1 <sub>5</sub> (input/output)
► P1 <sub>4</sub> /A <sub>4</sub>	A <sub>4</sub> (output)	P1 <sub>4</sub> (input)/A <sub>4</sub> (output)	P1 <sub>4</sub> (input/output)
← P1 <sub>3</sub> /A <sub>3</sub>	A <sub>3</sub> (output)	P1 <sub>3</sub> (input)/A <sub>3</sub> (output)	P1 <sub>3</sub> (input/output)
← P1 <sub>2</sub> /A <sub>2</sub>	A <sub>2</sub> (output)	P1 <sub>2</sub> (input)/A <sub>2</sub> (output)	P1 <sub>2</sub> (input/output)
► P1 <sub>1</sub> /A <sub>1</sub>	A <sub>1</sub> (output)	P1 <sub>1</sub> (input)/A <sub>1</sub> (output)	P1 <sub>1</sub> (input/output)
← ► P1 <sub>0</sub> /A <sub>0</sub>	A <sub>0</sub> (output)	P1 <sub>0</sub> (input)/A <sub>0</sub> (output)	P1 <sub>0</sub> (input/output)
	$P1_{7}/A_{7}$ $P1_{6}/A_{6}$ $P1_{5}/A_{5}$ $P1_{4}/A_{4}$ $P1_{3}/A_{3}$ $P1_{2}/A_{2}$ $P1_{1}/A_{1}$	$\begin{array}{c cccc} & & & & & & \\ \hline \end{array} & & & & & \\ \hline \end{array} &  \\ \hline $ &  \\ \hline \end{array} &  \\ \hline  &  \\ \hline	$ \begin{array}{c} \qquad \qquad$

Figure 7.1 Port 1 Pin Configuration

### 7.2.2 Register Descriptions

Table 7.2 summarizes the registers of port 1.

### Table 7.2Port 1 Registers

				Initial Value			
Address*	Name	Abbreviation	R/W	Modes 1 to 4	Modes 5 to 7		
H'EE000	Port 1 data direction register	P1DDR	W	H'FF	H'00		
H'FFFD0	Port 1 data register	P1DR	R/W	H'00	H'00		

Note: \* Lower 20 bits of the address in advanced mode.

**Port 1 Data Direction Register (P1DDR):** P1DDR is an 8-bit write-only register that can select input or output for each pin in port 1.

Bit		7	6	5	4	3	2	1	0
		P17DDR	P1 <sub>6</sub> DDR	P15DDR	P1 <sub>4</sub> DDR	P1 <sub>3</sub> DDR	P1 <sub>2</sub> DDR	P1 <sub>1</sub> DDR	P1 <sub>0</sub> DDR
Modes∫ Initia	l value	e 1	1	1	1	1	1	1	1
1 to 4 Read	d/Write	e —	—	—	—	—	_	—	—
Modes∫ Initia	l value	e 0	0	0	0	0	0	0	0
5 to 7 Read	d/Write	e_W	W	W	W	W	W	W	W

Port 1 data direction 7 to 0 These bits select input or output for port 1 pins

• Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled)

P1DDR values are fixed at 1. Port 1 functions as an address bus.

- Mode 5 (Expanded Modes with On-Chip ROM Enabled) After a reset, port 1 functions as an input port. A pin in port 1 becomes an address output pin if the corresponding P1DDR bit is set to 1, and a generic input pin if this bit is cleared to 0.
- Modes 6 and 7 (Single-Chip Mode)

Port 1 functions as an input/output port. A pin in port 1 becomes an output port if the corresponding P1DDR bit is set to 1, and an input port if this bit is cleared to 0.

In modes 1 to 4, P1DDR bits are always read as 1, and cannot be modified.

In modes 5 to 7, P1DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P1DDR is initialized to H'FF in modes 1 to 4, and to H'00 in modes 5 to 7, by a reset and in hardware standby mode. In sofware standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 1 is functioning as an input/output port and a P1DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 1 Data Register (P1DR):** P1DR is an 8-bit readable/writable register that stores port 1 output data. When port 1 functions as an output port, the value of this register is output. When this register is read, the pin logic level is read for bits for which the P1DDR setting is 0, and the P1DR value is read for bits for which the P1DDR setting is 1.

Bit	7	6	5	4	3	2	1	0		
	P17	P1 <sub>6</sub>	P1 <sub>5</sub>	P14	P1 <sub>3</sub>	P12	P1 <sub>1</sub>	P10		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
<b>Port 1 data 7 to 0</b> These bits store data for port 1 pins										

P1DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

### 7.3 Port 2

### 7.3.1 Overview

Port 2 is an 8-bit input/output port which also has an address output function. It's pin configuration is shown in figure 7.2. The pin functions differ according to the operating mode.

In modes 1 to 4 (expanded modes with on-chip ROM disabled), port 2 consists of address bus output pins ( $A_{15}$  to  $A_8$ ). In mode 5 (expanded modes with on-chip ROM enabled), settings in the port 2 data direction register (P2DDR) can designate pins for address bus output ( $A_{15}$  to  $A_8$ ) or generic input. In modes 6 and 7 (single-chip mode), port 2 is a generic input/output port.

Port 2 has software-programmable built-in pull-up transistors.

Pins in port 2 can drive one TTL load and a 90-pF capacitive load. They can also drive an LED or a darlington transistor pair.

	Port 2 pins	Modes 1 to 4	Mode 5	Modes 6 and 7
Port 2	$P2_{7}/A_{15}$ $P2_{6}/A_{14}$ $P2_{5}/A_{13}$ $P2_{4}/A_{12}$ $P2_{3}/A_{11}$ $P2_{2}/A_{10}$ $P2_{2}/A_{10}$	$A_{15} \text{ (output)}$ $A_{14} \text{ (output)}$ $A_{13} \text{ (output)}$ $A_{12} \text{ (output)}$ $A_{11} \text{ (output)}$ $A_{10} \text{ (output)}$ $A_{9} \text{ (output)}$	P2 <sub>7</sub> (input)/A <sub>15</sub> (output) P2 <sub>6</sub> (input)/A <sub>14</sub> (output) P2 <sub>5</sub> (input)/A <sub>13</sub> (output) P2 <sub>4</sub> (input)/A <sub>12</sub> (output) P2 <sub>3</sub> (input)/A <sub>11</sub> (output) P2 <sub>2</sub> (input)/A <sub>10</sub> (output) P2 <sub>1</sub> (input)/A <sub>9</sub> (output)	P2 <sub>7</sub> (input/output) P2 <sub>6</sub> (input/output) P2 <sub>5</sub> (input/output) P2 <sub>4</sub> (input/output) P2 <sub>3</sub> (input/output) P2 <sub>2</sub> (input/output)
	► P2 <sub>0</sub> /A <sub>8</sub>	A <sub>8</sub> (output)	P2 <sub>0</sub> (input)/A <sub>8</sub> (output)	P2 <sub>0</sub> (input/output)

Figure 7.2 Port 2 Pin Configuration



#### 7.3.2 Register Descriptions

Table 7.3 summarizes the registers of port 2.

#### Table 7.3Port 2 Registers

				Initial Value			
Address*	Name	Abbreviation	R/W	Modes 1 to 4	Modes 5 to 7		
H'EE001	Port 2 data direction register	P2DDR	W	H'FF	H'00		
H'FFFD1	Port 2 data register	P2DR	R/W	H'00	H'00		
H'EE03C	Port 2 input pull-up MOS control register	P2PCR	R/W	H'00	H'00		

Note: \* Lower 20 bits of the address in advanced mode.

**Port 2 Data Direction Register (P2DDR):** P2DDR is an 8-bit write-only register that can select input or output for each pin in port 2.

Bit		7	6	5	4	3	2	1	0
		P27DDR	P2 <sub>6</sub> DDR	P25DDR	P2 <sub>4</sub> DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P21DDR	P20DDR
Modes	Initial valu	e 1	1	1	1	1	1	1	1
1 to 4	Read/Writ	е —	—		—	—	—		—
Modes	Initial valu	e 0	0	0	0	0	0	0	0
5 to 7	Read/Writ	e W	W	W	W	W	W	W	W

Port 2 data direction 7 to 0 These bits select input or output for port 2 pins

- Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled) P2DDR values are fixed at 1. Port 2 functions as an address bus.
- Mode 5 (Expanded Modes with On-Chip ROM Enabled) Following a reset, port 2 is an input port. A pin in port 2 becomes an address output pin if the corresponding P2DDR bit is set to 1, and a generic input port if this bit is cleared to 0.
- Modes 6 and 7 (Single-Chip Mode)

Port 2 functions as an input/output port. A pin in port 2 becomes an output port if the corresponding P2DDR bit is set to 1, and an input port if this bit is cleared to 0.

In modes 1 to 4, P2DDR bits are always read as 1, and cannot be modified.

In modes 5 to 7, P2DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P2DDR is initialized to H'FF in modes 1 to 4, and to H'00 in modes 5 to 7, by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 2 is functioning as an input/output port and a P2DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 2 Data Register (P2DR):** P2DR is an 8-bit readable/writable register that stores output data for Port 2. When port 2 functions as an output port, the value of this register is output. When a bit in P2DDR is set to 1, if port 2 is read the value of the corresponding P2DR bit is returned. When a bit in P2DDR is cleared to 0, if port 2 is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1	0
	P27	P2 <sub>6</sub>	P25	P24	P23	P2 <sub>2</sub>	P2 <sub>1</sub>	P20
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 2 data 7 to 0 These bits store data for port 2 pins

P2DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

**Port 2 Input Pull-Up MOS Control Register (P2PCR):** P2PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 2.

Bit	7	6	5	4	3	2	1	0	
	P27PCR	P2 <sub>6</sub> PCR	$P2_5PCR$	P2 <sub>4</sub> PCR	P2 <sub>3</sub> PCR	P2 <sub>2</sub> PCR	P21PCR	P20PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Port 2 input pull-up MOS control 7 to 0								
	These bits control input pull-up								
transistors built into port 2									

In modes 5 to 7, when a P2DDR bit is cleared to 0 (selecting generic input), if the corresponding bit in P2PCR is set to 1, the input pull-up transistor is turned on.

P2PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Rev. 2.00 Sep 20, 2005 page 160 of 800 REJ09B0260-0200

Table 7.4 summarizes the states of the input pull-ups in each mode.

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
1 2 3 4	Off	Off	Off	Off
5 6 7	Off	Off	On/off	On/off

### Table 7.4 Input Pull-Up Transistor States (Port 2)

Legend:

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P2PCR = 1 and P2DDR = 0. Otherwise, it is off.

### 7.4 Port 3

### 7.4.1 Overview

Port 3 is an 8-bit input/output port which also functions as a data bus. It's pin configuration is shown in figure 7.3. Port 3 is a data bus in modes 1 to 5 (expanded modes) and a generic input/output port in modes 6 and 7 (single-chip mode).

Pins in port 3 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.

	Port 3 pins	Modes 1 to 5	Modes 6 and 7
Port 3	$P3_{7}/D_{15}$ $P3_{6}/D_{14}$ $P3_{5}/D_{13}$ $P3_{4}/D_{12}$ $P3_{3}/D_{11}$	$D_{15}$ (input/output) $D_{14}$ (input/output) $D_{13}$ (input/output) $D_{12}$ (input/output) $D_{11}$ (input/output)	P3 <sub>7</sub> (input/output) P3 <sub>6</sub> (input/output) P3 <sub>5</sub> (input/output) P3 <sub>4</sub> (input/output) P3 <sub>3</sub> (input/output)
	$P3_2/D_{10}$ $P3_1/D_9$ $P3_0/D_8$	D <sub>10</sub> (input/output) D <sub>9</sub> (input/output) D <sub>8</sub> (input/output)	P3 <sub>2</sub> (input/output) P3 <sub>1</sub> (input/output) P3 <sub>0</sub> (input/output)

Figure 7.3 Port 3 Pin Configuration

### 7.4.2 Register Descriptions

Table 7.5 summarizes the registers of port 3.

### Table 7.5Port 3 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'EE002	Port 3 data direction register	P3DDR	W	H'00
H'FFFD2	Port 3 data register	P3DR	R/W	H'00

Note: \* Lower 20 bits of the address in advanced mode.



**Port 3 Data Direction Register (P3DDR):** P3DDR is an 8-bit write-only register that can select input or output for each pin in port 3.

Bit	7	6	5	4	3	2	1	0	
	P37DDR	P3 <sub>6</sub> DDR	P35DDR	P3 <sub>4</sub> DDR	P3 <sub>3</sub> DDR	P32DDR	P31DDR	P30DDR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	W	
	Port 3 data direction 7 to 0								

These bits select input or output for port 3 pins

• Modes 1 to 5 (Expanded Modes)

Port 3 functions as a data bus, regardless of the P3DDR settings.

• Modes 6 and 7 (Single-Chip Mode)

Port 3 functions as an input/output port. A pin in port 3 becomes an output port if the corresponding P3DDR bit is set to 1, and an input port if this bit is cleared to 0.

P3DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 3 is functioning as an input/output port and a P3DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 3 Data Register (P3DR):** P3DR is an 8-bit readable/writable register that stores output data for port 3. When port 3 functions as an output port, the value of this register is output. When a bit in P3DDR is set to 1, if port 3 is read the value of the corresponding P3DR bit is returned. When a bit in P3DDR is cleared to 0, if port 3 is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1	0
	P37	P3 <sub>6</sub>	P3 <sub>5</sub>	P34	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>	P3 <sub>0</sub>
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 3 data 7 to 0 These bits store data for port 3 pins

P3DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

### 7.5 Port 4

### 7.5.1 Overview


Port 4 is an 8-bit input/output port which also functions as a data bus. It's pin configuration is shown in figure 7.4. The pin functions differ depending on the operating mode.

In modes 1 to 5 (expanded modes), when the bus width control register (ABWCR) designates areas 0 to 7 all as 8-bit-access areas, the chip operates in 8-bit bus mode and port 4 is a generic input/output port. When at least one of areas 0 to 7 is designated as a 16-bit-access area, the chip operates in 16-bit bus mode and port 4 becomes part of the data bus. In modes 6 and 7 (single-chip mode), port 4 is a generic input/output port.

Port 4 has software-programmable built-in pull-up transistors.

Pins in port 4 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.

s 6 and 7
nput/output)
nput/c nput/c nput/c



#### 7.5.2 Register Descriptions

Table 7.6 summarizes the registers of port 4.

#### Table 7.6Port 4 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'EE003	Port 4 data direction register	P4DDR	W	H'00
H'FFFD3	Port 4 data register	P4DR	R/W	H'00
H'EE03E	Port 4 input pull-up MOS control register	P4PCR	R/W	H'00

Note: \* Lower 20 bits of the address in advanced mode.

**Port 4 Data Direction Register (P4DDR):** P4DDR is an 8-bit write-only register that can select input or output for each pin in port 4.

Bit	7	6	5	4	3	2	1	0
	P47DDR	P4 <sub>6</sub> DDR	P4 <sub>5</sub> DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P41DDR	P4 <sub>0</sub> DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port 4 data direction 7 to 0 These bits select input or output for port 4 pins

• Modes 1 to 5 (Expanded Modes)

When all areas are designated as 8-bit-access areas by the bus controller's bus width control register (ABWCR), selecting 8-bit bus mode, port 4 functions as an input/output port. In this case, a pin in port 4 becomes an output port if the corresponding P4DDR bit is set to 1, and an input port if this bit is cleared to 0.

When at least one area is designated as a 16-bit-access area, selecting 16-bit bus mode, port 4 functions as part of the data bus, regardless of the P4DDR settings.

• Modes 6 and 7 (Single-Chip Mode)

Port 4 functions as an input/output port. A pin in port 4 becomes an output port if the corresponding P4DDR bit is set to 1, and an input port if this bit is cleared to 0.

P4DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P4DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

ABWCR and P4DDR are not initialized in software standby mode. Therefore, if a transition is made to software standby mode while port 4 is functioning as an input/output port and a P4DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 4 Data Register (P4DR):** P4DR is an 8-bit readable/writable register that stores output data for port 4. When port 4 functions as an output port, the value of this register is output. When a bit in P4DDR is set to 1, if port 4 is read the value of the corresponding P4DR bit is returned. When a bit in P4DDR is cleared to 0, if port 4 is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1	0
	P47	P4 <sub>6</sub>	P4 <sub>5</sub>	P44	P43	P42	P4 1	P4 <sub>0</sub>
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 4 data 7 to 0 These bits store data for port 4 pins

P4DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

**Port 4 Input Pull-Up MOS Control Register (P4PCR):** P4PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 4.

Bit	7	6	5	4	3	2	1	0	
	P47PCR	P4 <sub>6</sub> PCR	P45PCR	P4 <sub>4</sub> PCR	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P41PCR	P4 <sub>0</sub> PCR	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			_				_		
	Port 4 input pull-up MOS control 7 to 0								

These bits control input pull-up transistors built into port 4

In modes 6 and 7 (single-chip mode), and in 8-bit bus mode in modes 1 to 5 (expanded modes), when a P4DDR bit is cleared to 0 (selecting generic input), if the corresponding P4PCR bit is set to 1, the input pull-up transistor is turned on.

P4PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Table 7.7 summarizes the states of the input pull-up MOS in each operating mode.

Mode		Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
1 to 5	8-bit bus mode	Off	Off	On/off	On/off
	16-bit bus mode			Off	Off
6 and 7		_		On/off	On/off

 Table 7.7
 Input Pull-Up Transistor States (Port 4)

Legend:

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P4PCR = 1 and P4DDR = 0. Otherwise, it is off.

### 7.6 Port 5

#### 7.6.1 Overview

Port 5 is a 4-bit input/output port which also has an address output function. It's pin configuration is shown in figure 7.5. The pin functions differ depending on the operating mode.

In modes 1 to 4 (expanded modes with on-chip ROM disabled), port 5 consists of address output pins ( $A_{19}$  to  $A_{16}$ ). In mode 5 (expanded modes with on-chip ROM enabled), settings in the port 5 data direction register (P5DDR) designate pins for address bus output ( $A_{19}$  to  $A_{16}$ ) or generic input. In modes 6 and 7 (single-chip mode), port 5 is a generic input/output port.

Port 5 has software-programmable built-in pull-up transistors.

Pins in port 5 can drive one TTL load and a 90-pF capacitive load. They can also drive an LED or a darlington transistor pair.

	7	Port 5 pins	Modes 1 to 4	Mode 5	Modes 6 and 7
		P5 <sub>3</sub> /A <sub>19</sub>	A <sub>19</sub> (output)	P53 (input)/A19 (output)	P53 (input/output)
Port 5	• •	P5 <sub>2</sub> /A <sub>18</sub>	A <sub>18</sub> (output)	P5 <sub>2</sub> (input)/A <sub>18</sub> (output)	P5 <sub>2</sub> (input/output)
FOILS		P5 <sub>1</sub> /A <sub>17</sub>	A <sub>17</sub> (output)	P5 <sub>1</sub> (input)/A <sub>17</sub> (output)	P5 <sub>1</sub> (input/output)
		P5 <sub>0</sub> /A <sub>16</sub>	A <sub>16</sub> (output)	P5 <sub>0</sub> (input)/A <sub>16</sub> (output)	P5 <sub>0</sub> (input/output)

#### Figure 7.5 Port 5 Pin Configuration

### 7.6.2 Register Descriptions

Table 7.8 summarizes the registers of port 5.

#### Table 7.8Port 5 Registers

				Initial	Value
$Address^*$	Name	Abbreviation	R/W	Modes 1 to 4	Modes 5 to 7
H'EE004	Port 5 data direction register	P5DDR	W	H'FF	H'F0
H'FFFD4	Port 5 data register	P5DR	R/W	H'F0	H'F0
H'EE03F	Port 5 input pull-up MOS control register	P5PCR	R/W	H'F0	H'F0

Note: \* Lower 20 bits of the address in advanced mode.

**Port 5 Data Direction Register (P5DDR):** P5DDR is an 8-bit write-only register that can select input or output for each pin in port 5.

Bits 7 to 4 are reserved. They are fixed at 1, and cannot be modified.

Bit	7	6	5	4	3	2	1	0
	—	_	—	_	P5 <sub>3</sub> DDR	P5 <sub>2</sub> DDR	P51DDR	P5 <sub>0</sub> DDR
Modes∫Initial valu		1	1	1	1	1	1	1
1 to 4 Read/Wri	te —	—	—	—	—	—	—	—
Modes∫Initial valu	ie 1	1	1	1	0	0	0	0
5 to 7 Read/Wri	te —	—	—	—	W	W	W	W
	Re	served bit	s			<b>rt 5 data c</b> ese bits se		

output for port 5 pins

- Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled)
   P5DDR values are fixed at 1. Port 5 functions as an address bus output.
- Mode 5 (Expanded Modes with On-Chip ROM Enabled) Following a reset, port 5 is an input port. A pin in port 5 becomes an address output pin if the corresponding P5DDR bit is set to 1, and an input port if this bit is cleared to 0.
- Modes 6 and 7 (Single-Chip Mode)

Port 5 functions as an input/output port. A pin in port 5 becomes an output port if the corresponding P5DDR bit is set to 1, and an input port if this bit is cleared to 0.

In modes 1 to 4, P5DDR bits are always read as 1, and cannot be modified.


Rev. 2.00 Sep 20, 2005 page 168 of 800 REJ09B0260-0200

In modes 5 to 7, P5DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P5DDR is initialized to H'FF in modes 1 to 4, and to H'F0 in modes 5 to 7, by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 5 is functioning as an input/output port and a P5DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 5 Data Register (P5DR):** P5DR is an 8-bit readable/writable register that stores output data for port 5. When port 5 functions as an output port, the value of this register is output. When a bit in P5DDR is set to 1, if port 5 is read the value of the corresponding P5DR bit is returned. When a bit in P5DDR is cleared to 0, if port 5 is read the corresponding pin logic level is read.


Bits 7 to 4 are reserved. They are fixed at 1, and cannot be modified.



P5DR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

**Port 5 Input Pull-Up MOS Control Register (P5PCR):** P5PCR is an 8-bit readable/writable register that controls the MOS input pull-up transistors in port 5.

Bits 7 to 4 are reserved. They are fixed at 1, and cannot be modified.



In modes 5 to 7, when a P5DDR bit is cleared to 0 (selecting generic input), if the corresponding bit in P5PCR is set to 1, the input pull-up transistor is turned on.

P5PCR is initialized to H'F0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

Table 7.9 summarizes the states of the input pull-ups in each mode.

### Table 7.9 Input Pull-Up Transistor States (Port 5)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other Modes
1 2 3 4	Off	Off	Off	Off
5 6 7	Off	Off	On/off	On/off

Legend:

Off: The input pull-up transistor is always off.

On/off: The input pull-up transistor is on if P5PCR = 1 and P5DDR = 0. Otherwise, it is off.



### 7.7 **Port 6**

#### 7.7.1 Overview

Port 6 is an 8-bit input/output port that is also used for input and output of bus control signals  $(\overline{LWR}, \overline{HWR}, \overline{RD}, \overline{AS}, \overline{BACK}, \overline{BREQ}, \overline{WAIT})$  and for clock ( $\phi$ ) output.

The port 6 pin configuration is shown in figure 7.6.

See table 7.11 for the selection of the pin functions.

Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.

		Port 6 pins	Modes 1 to 5 (expanded modes	s)		Modes 6 and 7 (single-chip mode)
-	<≻	P67/	P67 (input)/	φ	(output)	P67 (input) / $\phi$ (output)
	< →	$P6_6 / \overline{LWR}$		LWR	(output)	P6 <sub>6</sub> (input/output)
	< →	$P6_5 / \overline{HWR}$		HWR	(output)	P6 <sub>5</sub> (input/output)
Port 6	< ►	$P6_4 / \overline{RD}$		RD	(output)	P6 <sub>4</sub> (input/output)
-	<b>← →</b>	$P6_3 / \overline{AS}$		AS	(output)	P63 (input/output)
-	< →	P62/BACK	P6 <sub>2</sub> (input/output)	BACK	(output)	P6 <sub>2</sub> (input/output)
-	< →	P6 <sub>1</sub> / BREQ	P6 <sub>1</sub> (input/output)/	BREQ	(input)	P6 <sub>1</sub> (input/output)
	<b>- →</b>	$P6_0 / \overline{WAIT}$	P6 <sub>0</sub> (input/output)/	WAIT	(input)	P6 <sub>0</sub> (input/output)

Figure 7.6 Port 6 Pin Configuration

### 7.7.2 Register Descriptions

Table 7.10 summarizes the registers of port 6.


### Table 7.10Port 6 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'EE005	Port 6 data direction register	P6DDR	W	H'80
H'FFFD5	Port 6 data register	P6DR	R/W	H'80

Note: \* Lower 20 bits of the address in advanced mode.

**Port 6 Data Direction Register (P6DDR):** P6DDR is an 8-bit write-only register that can select input or output for each pin in port 6.

Bit 7 is reserved. It is fixed at 1, and cannot be modified.



• Modes 1 to 5 (Expanded Modes)

P6<sub>7</sub> functions as the clock output pin ( $\phi$ ) or an input port. P6<sub>7</sub> is the clock output pin ( $\phi$ ) if the PSTOP bit in MSTRCH is cleared to 0 (initial value), and an input port if this bit is set to 1. P6<sub>6</sub> to P6<sub>3</sub> function as bus control output pins ( $\overline{LWR}$ ,  $\overline{HWR}$ ,  $\overline{RD}$ , and  $\overline{AS}$ ), regardless of the settings of bits P6<sub>6</sub>DDR to P6<sub>3</sub>DDR.

P6<sub>2</sub> to P6<sub>0</sub> function as bus control input/output pins ( $\overline{BACK}$ ,  $\overline{BREQ}$ , and  $\overline{WAIT}$ ) or input/output ports. For the method of selecting the pin functions, see table 7.11.

When  $P6_2$  to  $P6_0$  function as input/output ports, the pin becomes an output port if the corresponding P6DDR bit is set to 1, and an input port if this bit is cleared to 0.



• Modes 6 and 7 (Single-Chip Mode)

P6<sub>7</sub> functions as the clock output pin ( $\phi$ ) or an input port. P6<sub>6</sub> to P6<sub>0</sub> function as generic input/output ports. P6<sub>7</sub> is the clock output pin ( $\phi$ ) if the PSTOP bit in MSTCRH is cleared to 0 (initial value), and an input port if this bit is set to 1. A pin in port 6 becomes an output port if the corresponding bit of P6<sub>6</sub>DDR to P6<sub>0</sub>DDR is set to 1, and an input port if this pin is cleared to 0.

P6DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 6 is functioning as an input/output port and a P6DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 6 Data Register (P6DR):** P6DR is an 8-bit readable/writable register that stores output data for port 6. When port 6 functions as an output port, the value of this register is output. For bit 7, a value of 1 is returned if the bit is read while the PSTOP bit in MSTCRH is cleared to 0, and the P67 pin logic level is returned if the bit is read while the PSTOP bit is set to 1. Bit 7 cannot be modified. For bits 6 to 0, the pin logic level is returned if the bit is read while the corresponding bit in P6DDR is cleared to 0, and the P6DR value is returned if the bit is read while the corresponding bit in P6DDR is set to 1.

Bit	7	6	5	4	3	2	1	0
	P6 <sub>7</sub>	P6 <sub>6</sub>	P6 <sub>5</sub>	P64	P63	P6 <sub>2</sub>	P6 <sub>1</sub>	P60
Initial value	1	0	0	0	0	0	0	0
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Port 6 d	ata 7 to 0			

These bits store data for port 6 pins

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

#### Table 7.11 Port 6 Pin Functions in Modes 1 to 5 Pin Pin Functions and Selection Method P67/\$ Bit PSTOP in MSTCRH selects the pin function. PSTOP 0 1 Pin function P<sub>67</sub> input LWR Functions as LWR regardless of the setting of bit P6<sub>6</sub>DDR P6<sub>6</sub>DDR 0 1 LWR output Pin function HWR Functions as HWR regardless of the setting of bit P65DDR P65DDR 0 1 HWR output Pin function RD Functions as RD regardless of the setting of bit P64DDR P6₄DDR 0 1 Pin function RD output ĀS Functions as $\overline{AS}$ regardless of the setting of bit P6<sub>3</sub>DDR P6<sub>3</sub>DDR 0 1 AS output Pin function P6<sub>2</sub>/BACK Bit BRLE in BRCR and bit P62DDR select the pin function as follows. BRLE 1 0 1 P6<sub>2</sub>DDR 0 Pin function BACK output P6<sub>2</sub> input P6<sub>2</sub> output P6<sub>1</sub>/BREQ Bit BRLE in BRCR and bit P61DDR select the pin function as follows. BRLE 0 1 1 P6₁DDR 0 BREQ input Pin function P6<sub>1</sub> input P6<sub>1</sub> output

Pin	Pin Functions and Selection Method							
P60/WAIT	Bit WAITE in BCR	Bit WAITE in BCR and bit P6 $_0$ DDR select the pin function as follows.						
	WAITE 0 1							
	P6₀DDR	0	1	0*				
	Pin function P6 <sub>0</sub> input P6 <sub>0</sub> output WAIT input							
	Note: * Do not se	et bit P6 <sub>0</sub> DDR	to 1.	<u> </u>				

### 7.8 Port 7

#### 7.8.1 Overview

Port 7 is an 8-bit input port that is also used for analog input to the A/D converter and analog output from the D/A converter. The pin functions are the same in all operating modes. Figure 7.7 shows the pin configuration of port 7.

See section 14, A/D Converter, for details of the A/D converter analog input pins, and section 15, D/A Converter, for details of the D/A converter analog output pins.




Figure 7.7 Port 7 Pin Configuration

### 7.8.2 Register Description

Table 7.12 summarizes the port 7 register. Port 7 is an input port, and port 7 has no data direction register.

#### Table 7.12Port 7 Data Register

Address*	Name	Abbreviation	R/W	Initial Value
H'FFFD6	Port 7 data register	P7DR	R	Undetermined
Noto: * Lowo	r 20 hits of the address in adv	ancod modo		

Note: \* Lower 20 bits of the address in advanced mode.

### Port 7 Data Register (P7DR)

Bit	7	6	5	4	3	2	1	0
	P7 <sub>7</sub>	P7 <sub>6</sub>	P75	P74	P73	P72	P7 <sub>1</sub>	P70
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: \* Determined by pins  $P7_7$  to  $P7_0$ .

When port 7 is read, the pin logic levels are always read. P7DR cannot be modified.

### 7.9 Port 8

#### 7.9.1 Overview

Port 8 is a 5-bit input/output port that is also used for  $\overline{CS}_3$  to  $\overline{CS}_0$  output,  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  input, and A/D converter ADTRG input. Figure 7.8 shows the pin configuration of port 8.

In modes 1 to 5 (expanded modes), port 8 can provide  $\overline{CS}_3$  to  $\overline{CS}_0$  output,  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  input, and  $\overline{ADTRG}$  input. See table 7.14 for the selection of pin functions in expanded modes.


In modes 6 and 7 (single-chip modes), port 8 can provide  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  input and  $\overline{ADTRG}$  input. See table 7.15 for the selection of pin functions in single-chip mode.

See section 14, A/D Converter, for a description of the A/D converter's ADTRG input pin.

The  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  functions are selected by IER settings, regardless of whether the pin is used for input or output. Caution is therefore required. For details see section 5.3.1, External Interrupts.

Pins in port 8 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.

Pins P8<sub>2</sub> to P8<sub>0</sub> have Schmitt-trigger inputs.



#### Figure 7.8 Port 8 Pin Configuration

#### 7.9.2 Register Descriptions

Table 7.13 summarizes the registers of port 8.

#### Table 7.13 Port 8 Registers

				Initial Value			
Address*	Name	Abbreviation	R/W	Modes 1 to 4	Modes 5 to 7		
H'EE007	Port 8 data direction register	P8DDR	W	H'F0	H'E0		
H'FFFD7	Port 8 data register	P8DR	R/W	H'E0	H'E0		

Note: \* Lower 20 bits of the address in advanced mode.

**Port 8 Data Direction Register (P8DDR):** P8DDR is an 8-bit write-only register that can select input or output for each pin in port 8.

Bit		7	6	5	4	3	2	1	0
					P84DDR	P83DDR	P82DDR	P81DDR	P8 <sub>0</sub> DDR
Modes 1 to 4	Initial value	1	1	1	1	0	0	0	0
	Read/Write				W	W	W	W	W
Modes 5 to 7	Initial value	1	1	1	0	0	0	0	0
	Read/Write		_	—	W	W	W	W	W
Reserved bits			bits	<b>Port 8 data direction 4 to 0</b> These bits select input or output for port 8 pins					

Bits 7 to 5 are reserved. They are fixed at 1, and cannot be modified.

• Modes 1 to 5 (Expanded Modes)

When bits in P8DDR bit are set to 1, P8<sub>4</sub> to P8<sub>1</sub> become  $\overline{CS}_0$  to  $\overline{CS}_3$  output pins. When bits in P8DDR are cleared to 0, the corresponding pins become input ports.

In modes 1 to 4 (expanded modes with on-chip ROM disabled), following a reset P8<sub>4</sub> functions as the  $\overline{CS}_0$  output, while  $\overline{CS}_1$  to  $\overline{CS}_3$  are input ports. In mode 5 (expanded mode with on-chip ROM enabled), following a reset  $\overline{CS}_0$  to  $\overline{CS}_3$  are all input ports.

• Modes 6 and 7 (Single-Chip Mode)

Port 8 is a generic input/output port. A pin in port 8 becomes an output port if the corresponding P8DDR bit is set to 1, and an input port if this bit is cleared to 0.


P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'F0 in modes 1 to 4, and to H'E0 in modes 5 to 7, by a reset and in hardware standby mode. In software standby mode P8DDR retains its previous setting. Therefore, if a transition is made to software standby mode while port 8 is functioning as an input/output port and a P8DDR bit is set to 1, the corresponding pin maintains its output state.



**Port 8 Data Register (P8DR):** P8DR is an 8-bit readable/writable register that stores output data for port 8. When port 8 functions as an output port, the value of this register is output. When a bit in P8DDR is set to 1, if port 8 is read the value of the corresponding P8DR bit is returned. When a bit in P8DDR is cleared to 0, if port 8 is read the corresponding pin logic level is read.

Bits 7 to 5 are reserved. They are fixed at 1, and cannot be modified.



P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.

<b>Table 7.14</b>	Port 8 Pin Functions in Modes 1 to 5
-------------------	--------------------------------------

Pin	Pin Functions and	Selection Method						
P8₄/CS₀	Bit P8₄DDR selects the pin function as follows.							
	P8₄DDR	0	1					
	Pin function	P84 input	CS <sub>0</sub> output					
			1					
$P8_3/\overline{CS}_1/\overline{IRQ}_3/$	Bit P83DDR selects	the pin function as follows	6					
ADTRG	P8₃DDR	0	1					
	Pin function	P83 input	CS₁ output					
		ĪRQ	input					
		ADTR	G input					
$P8_2/\overline{CS}_2/\overline{IRQ}_2$	Bit P8 <sub>2</sub> DDR selects the pin function as follows.							
	P8 <sub>2</sub> DDR	R 0						
	Pin function	P82 input	CS <sub>2</sub> output					
		IRQ <sub>2</sub>	input					
P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	Bit P81DDR selects the pin function as follows.							
	P81DDR	0	1					
	Pin function	P81 input	CS <sub>3</sub> output					
		<b>IRQ</b> 1	input					
P8 <sub>0</sub> /IRQ <sub>0</sub>	Bit P80DDR selects	the pin function as follows	3.					
	P8 <sub>0</sub> DDR	0	1					
	Pin function	P80 input	P8 <sub>0</sub> output					
		IRQ <sub>0</sub> input						



Pin	Pin Functions and	I Selection Method						
P84	Bit P8₄DDR selects the pin function as follows.							
	P8₄DDR	0	1					
	Pin function	P84 input	P84 output					
P8₃/IRQ₃/ADTRG	Bit P83DDR selects	the pin function as follows	3.					
	P8 <sub>3</sub> DDR	0	1					
	Pin function	P8₃ input	P8 <sub>3</sub> output					
		IRQ <sub>3</sub>	input					
		ADTRG input						
P8 <sub>2</sub> /IRQ <sub>2</sub>	Bit P8 <sub>2</sub> DDR selects the pin function as follows.							
	P8 <sub>2</sub> DDR	0	1					
	Pin function	P82 input	P8 <sub>2</sub> output					
		IRQ <sub>2</sub> input						
	<u> </u>							
P8 <sub>1</sub> /IRQ <sub>1</sub>	Bit P81DDR selects	the pin function as follows	S.					
	P81DDR	0	1					
	Pin function	P81 input	P8 <sub>1</sub> output					
		IRQ₁	input					
	<u> </u>							
P8 <sub>0</sub> /IRQ <sub>0</sub>	Bit P80DDR select	the pin function as follows.						
	P8 <sub>0</sub> DDR	0	1					
	Pin function	P80 input	P8 <sub>0</sub> outpu					
		IRQ <sub>0</sub> input						

## Table 7.15Port 8 Pin Functions in Modes 6 and 7

### 7.10 Port 9

### 7.10.1 Overview

Port 9 is a 6-bit input/output port that is also used for input and output  $(TxD_0, TxD_1, RxD_0, RxD_1, SCK_0, SCK_1)$  by serial communication interface channels 0 and 1 (SCI0 and SCI1), and for  $\overline{IRQ_5}$  and  $\overline{IRQ_4}$  input. See table 7.17 for the selection of pin functions.

The  $\overline{IRQ}_5$  and  $\overline{IRQ}_4$  functions are selected by IER settings, regardless of whether the pin is used for input or output. Caution is therefore required. For details see section 5.3.1, External Interrupts.

Port 9 has the same set of pin functions in all operating modes. Figure 7.9 shows the pin configuration of port 9.

Pins in port 9 can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair.




Figure 7.9 Port 9 Pin Configuration

#### 7.10.2 Register Descriptions

Table 7.16 summarizes the registers of port 9.

#### Table 7.16Port 9 Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'EE008	Port 9 data direction register	P9DDR	W	H'C0
H'FFFD8	Port 9 data register	P9DR	R/W	H'C0

Note: \* Lower 20 bits of the address in advanced mode.

**Port 9 Data Direction Register (P9DDR):** P9DDR is an 8-bit write-only register that can select input or output for each pin in port 9.

Bits 7 and 6 are reserved. They are fixed at 1, and cannot be modified.

Bit	7	6	5	4	3	2	1	0
	—	—	P9₅DDR	P9 <sub>4</sub> DDR	P9 <sub>3</sub> DDR	P9 <sub>2</sub> DDR	P91DDR	P90DDR
Initial value	1	1	0	0	0	0	0	0
Read/Write	_	—	W	W	W	W	W	W
	Reser	ved bits	<b>Port 9 data direction 5 to 0</b> These bits select input or output for port 9 pins					


When port 9 functions as an input/output port, a pin in port 9 becomes an output port if the corresponding P9DDR bit is set to 1, and an input port if this bit is cleared to 0. For the method of selecting the pin functions, see table 7.17.

P9DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P9DDR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port 9 is functioning as an input/output port and a P9DDR bit is set to 1, the corresponding pin maintains its output state.

**Port 9 Data Register (P9DR):** P9DR is an 8-bit readable/writable register that stores output data for port 9. When port 9 functions as an output port, the value of this register is output. When a bit in P9DDR is set to 1, if port 9 is read the value of the corresponding P9DR bit is returned. When a bit in P9DDR is cleared to 0, if port 9 is read the corresponding pin logic level is read.

Bits 7 and 6 are reserved. They are fixed at 1, and cannot be modified.



P9DR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.



Pin	Pin Functions a	nd Selection	n Method				
P95/SCK1/IRQ5	Bit C/A in SMR of select the pin fun			CKE1 in S	CR, and b	it P9₅DDR	
	CKE1		(	C		1	
	C/A		0		1		
	CKE0	0	)	1			
	P9₅DDR	0	1	_			
	Pin function	P9₅ input	P9₅ output	SCK <sub>1</sub> output	SCK <sub>1</sub> output		
				IRQ₅ inpu	t	I	
	CKE1				1		
	-	unction as follows.					
		-				1	
					1		
			0	1	1		
	CKE0	0	)	1	1	-	
	CKE0 P94DDR	0	)	_	-		
	CKE0	0 P9 <sub>4</sub>	) 1 P9 <sub>4</sub>			0	
	CKE0 P94DDR	0	)	_	  SCK₀ output	•	
	CKE0 P94DDR	0 P9 <sub>4</sub>	) 1 P9 <sub>4</sub>	SCK <sub>0</sub>	  SCK₀ output	Ŭ	
P9 <sub>3</sub> /RxD <sub>1</sub>	CKE0 P94DDR	0 P9 <sub>4</sub> input SCI1, bit SM	) 1 P9₄ output	 SCK₀ output ĪRQ₄ inpu	 SCK₀ output	t input	
P9 <sub>3</sub> /RxD <sub>1</sub>	CKE0 P94DDR Pin function Bit RE in SCR of	0 P9 <sub>4</sub> input SCI1, bit SM	) 1 P9₄ output	 SCK₀ output ĪRQ₄ inpu	 SCK₀ output	t input	
P9 <sub>3</sub> /RxD <sub>1</sub>	CKE0 P94DDR Pin function Bit RE in SCR of function as follow	0 P9 <sub>4</sub> input SCI1, bit SM	1 P9 <sub>4</sub> output	 SCK₀ output ĪRQ₄ inpu	 SCK₀ output	t input	
P9 <sub>3</sub> /RxD <sub>1</sub>	CKE0 P9₄DDR Pin function Bit RE in SCR of function as follow SMIF	0 P9 <sub>4</sub> input SCI1, bit SM	) 1 P9₄ output /IIF in SCM	 SCK₀ output ĪRQ₄ inpu	SCK <sub>0</sub> output	t input	

### Table 7.17Port 9 Pin Functions

Pin	Pin Functions an	Pin Functions and Selection Method								
P9 <sub>2</sub> /RxD <sub>0</sub>		Bit RE in SCR of SCI0, bit SMIF in SCMR, and bit P9 <sub>2</sub> DDR select the pin function as follows.								
	SMIF		0		1					
	RE	(	)	1	—					
	P92DDR	0	1	—	—					
	Pin function	P92 input	P92 output	RxD <sub>0</sub> input	RxD <sub>0</sub> input					
P9 <sub>1</sub> /TxD <sub>1</sub>	Bit TE in SCR of S function as follows		in SCMR, and	d bit P9₁DDR s	select the pin					
	SMIF		0		1					
	TE	0		1	—					
	P91 DDR	0 1		—	—					
	Pin function	P9₁ input	P91 output	TxD <sub>1</sub> output	TxD₁ output*					
	Note: * Functions as the TxD <sub>1</sub> output pin, but there are two states: one in which the pin is driven, and another in which the pin is at high-impedance.									
P9 <sub>0</sub> /TxD <sub>0</sub>	Bit TE in SCR of SCI0, bit SMIF in SCMR, and bit P9 <sub>0</sub> DDR select the pin function as follows.									
	SMIF		0		1					
	TE	(	)	1	—					
	P9 <sub>0</sub> DDR	0	1	—	_					
	Pin function	P9 <sub>0</sub> input	P90 output	TxD <sub>0</sub> output	TxD <sub>0</sub> output*					
	Note: * Functions as the TxD <sub>0</sub> output pin, but there are two states: one in which the pin is driven, and another in which the pin is at high-impedance.									




### 7.11 Port A

#### 7.11.1 Overview

Port A is an 8-bit input/output port that is also used for output ( $TP_7$  to  $TP_0$ ) from the programmable timing pattern controller (TPC), input and output ( $TIOCB_2$ ,  $TIOCA_2$ ,  $TIOCB_1$ ,  $TIOCA_1$ ,  $TIOCB_0$ ,  $TIOCA_0$ , TCLKD, TCLKC, TCLKB, TCLKA) by the 16-bit timer, clock input (TCLKD, TCLKC, TCLKB, TCLKA) to the 8-bit timer, and address output ( $A_{23}$  to  $A_{20}$ ). A reset or hardware standby transition leaves port A as an input port, except that in modes 3 and 4, one pin is always used for  $A_{20}$  output. See table 7.19 to 7.21 for the selection of pin functions.

Usage of pins for TPC, 16-bit timer, and 8-bit timer input and output is described in the sections on those modules. For output of address bits  $A_{23}$  to  $A_{20}$  in modes 3, 4, and 5, see section 6.2.4, Bus Release Control Register (BRCR). Pins not assigned to any of these functions are available for generic input/output. Figure 7.10 shows the pin configuration of port A.

Pins in port A can drive one TTL load and a 30-pF capacitive load. They can also drive a darlington transistor pair. Port A has Schmitt-trigger inputs.



#### Figure 7.10 Port A Pin Configuration

#### 7.11.2 Register Descriptions

Table 7.18 summarizes the registers of port A.

#### Table 7.18 Port A Registers

				Initial Value			
Address*	Name		R/W	Modes 1, 2, 5, 6 and 7	Modes 3, 4		
H'EE009	Port A data direction register	PADDR	W	H'00	H'80		
H'FFFD9	Port A data register	PADR	R/W	H'00	H'00		

Note: \* Lower 20 bits of the address in advanced mode.

**Port A Data Direction Register (PADDR):** PADDR is an 8-bit write-only register that can select input or output for each pin in port A. When pins are used for TPC output, the corresponding PADDR bits must also be set.

Bit	7	6	5	4	3	2	1	0
	PA7DDR	PA <sub>6</sub> DDR	PA₅DDR	PA <sub>4</sub> DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR	PA1DDR	PA <sub>0</sub> DDR
Modes ∫ Initial valu		0	0	0	0	0	0	0
3 and 4 Read/Wri		W	W	W	W	W	W	W
Modes Initial valu	ue O	0	0	0	0	0	0	0
6 and 7 Read/Wri	te W	W	W	W	W	W	W	W

#### Port A data direction 7 to 0

These bits select input or output for port A pins

The pin functions that can be selected for pins  $PA_7$  to  $PA_4$  differ between modes 1, 2, 6, and 7, and modes 3 to 5. For the method of selecting the pin functions, see tables 7.19 and 7.20.

The pin functions that can be selected for pins  $PA_3$  to  $PA_0$  are the same in modes 1 to 7. For the method of selecting the pin functions, see table 7.21.

When port A functions as an input/output port, a pin in port A becomes an output port if the corresponding PADDR bit is set to 1, and an input port if this bit is cleared to 0. In modes 3 and 4,  $PA_7DDR$  is fixed at 1 and  $PA_7$  functions as the  $A_{20}$  address output pin.

PADDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PADDR is initialized to H'00 by a reset and in hardware standby mode in modes 1, 2, 5, 6, and 7. It is initialized to H'80 by a reset and in hardware standby mode in modes 3 and 4. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port A is functioning as an input/output port and a PADDR bit is set to 1, the corresponding pin maintains its output state.

**Port A Data Register (PADR):** PADR is an 8-bit readable/writable register that stores output data for port A. When port A functions as an output port, the value of this register is output. When a bit in PADDR is set to 1, if port A is read the value of the corresponding PADR bit is returned. When a bit in PADDR is cleared to 0, if port A is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1	0	
	PA <sub>7</sub>	$PA_6$	$PA_5$	$PA_4$	$PA_3$	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Port A data 7 to 0								

These bits store data for port A pins

PADR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.



Pin	Pin Functions and Selection Method									
PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	Bit PWM2 in TMDR, bits IOB2 to IOB0 in TIOR2, bit NDER7 in NDERA, and bit PA7DDR select the pin function as follows.									
	16-bit timer channel 2 settings	(1) in tab	le below	I	(2)	in table be	low			
	PA7DDR	-		0	1	1				
	NDER7	-	_		-	0	1			
	Pin function	TIOCB	2 output		PA <sub>7</sub> input	PA <sub>7</sub> output	TP <sub>7</sub> output			
	TIOCB <sub>2</sub> input*									
	Note: * TIOCB <sub>2</sub> inp	Note: $*$ TIOCB <sub>2</sub> input when IOB2 = 1 and PWM2 = 0.								
	16-bit timer channel 2 settings	(2)	(*	1)		(2)				
	IOB2	(	)			1				
	IOB1	0	0	1		—				
	IOB0	0	1	—		—				

PA<sub>6</sub>/TP<sub>6</sub>/ TIOCA<sub>2</sub>

Bit PWM2 in TMDR, bits IOA2 to IOA0 in TIOR2, bit NDER6 in NDERA, and bit  $PA_6DDR$  select the pin function as follows.

16-bit timer channel 2 settings	(1) in table below	(2) in table below		
PA <sub>6</sub> DDR	—	0	1	1
NDER6	_	_	0	1
Pin function	TIOCA <sub>2</sub> output	PA <sub>6</sub> input	PA <sub>6</sub> output	TP <sub>6</sub> output
		TIOCA <sub>2</sub> input*		t*

Note: \* TIOCA<sub>2</sub> input when IOA2 = 1.

16-bit timer channel 2 settings	(2)	(*	1)	(2)	(1)	
PWM2		0				
IOA2		0		1	—	
IOA1	0	0	1	—	—	
IOA0	0	1	—	—	_	

# Pin Pin Functions and Selection Method

 $PA_5/TP_5/$  Bit PWM1 in TMDR, bits IOB2 to IOB0 in TIOR1, bit NDER5 in NDERA, and bit TIOCB<sub>1</sub>  $PA_5DDR$  select the pin function as follows.

16-bit timer channel 1 settings	(1) in table below	(2) in table below		
PA₅DDR	_	0	1	1
NDER5	—	_	0	1
Pin function	TIOCB <sub>1</sub> output	PA₅ input	PA₅ output	TP <sub>5</sub> output
		TIOCB <sub>1</sub> input*		t*

Note: \* TIOCB<sub>1</sub> input when IOB2 = 1 and PWM1 = 0.

16-bit timer channel 1 settings	(2)	(1)		(2)
IOB2	0			1
IOB1	0	0	1	—
IOB0	0	1	—	_

 $\begin{array}{ll} PA_4/TP_4/ & \text{Bit PWM1 in TMDR, bits IOA2 to IOA0 in TIOR1, bit NDER4 in NDERA, and bit }\\ TIOCA_1 & PA_4DDR \text{ select the pin function as follows.} \end{array}$ 

16-bit timer channel 1 settings	(1) in table below	(2) in table below		
PA₄DDR	—	0	1	1
NDER4	—	_	0	1
Pin function	TIOCA <sub>1</sub> output	PA₄ input	PA₄ output	TP <sub>4</sub> output
		TIOCA <sub>1</sub> input*		t*

Note: \* TIOCA<sub>1</sub> input when IOA2 = 1.

16-bit timer channel 1 settings	(2)	('	1)	(2)	(1)
PWM1	0			1	
IOA2		0		1	—
IOA1	0	0	1	—	—
IOA0	0	1	—	—	—

#### Table 7.20Port A Pin Functions (Modes 3 to 5)

#### Pin Pin Functions and Selection Method

PA<sub>7</sub>/TP<sub>7</sub>/ Mod

Modes 3 and 4: Always used as A<sub>20</sub> output.

TIOCB<sub>2</sub>/ A<sub>20</sub> Pin function

A<sub>20</sub> output

**Mode 5:** Bit PWM2 in TMDR, bits IOB2 to IOB0 in TIOR2, bit NDER7 in NDERA, bit A20E in BRCR, and bit  $PA_7DDR$  select the pin function as follows.

A20E	1				0	
16-bit timer channel 2 settings	(1) in table below	(2)	_			
PA7DDR	—	0 1 1			—	
NDER7	—	_	0	1	—	
Pin function	TIOCB <sub>2</sub> output	PA <sub>7</sub> input	PA <sub>7</sub> output	TP <sub>7</sub> output	A <sub>20</sub> output	
		Т				
Note: * TIOCB <sub>2</sub> input when IOB2 = 1 and PWM2 = 0.						

16-bit timer channel 2 settings	(2) (1)		(2)	
IOB2		0		1
IOB1	0	0	1	_
IOB0	0	1		

#### Pin Pin Functions and Selection Method

PA<sub>6</sub>/TP<sub>6</sub>/ Bit PWM2 in TMDR, bits IOA2 to IOA0 in TIOR2, bit NDER6 in NDERA, bit A21E in TIOCA<sub>2</sub>/A<sub>21</sub> BRCR, and bit PA<sub>6</sub>DDR select the pin function as follows.

A21E	1				0
16-bit timer channel 2 settings	(1) in table below	(2) in table below			_
PA <sub>6</sub> DDR	—	0 1 1			_
NDER6	—	_	0	1	_
Pin function	TIOCA <sub>2</sub> output	PA6 input         PA6 output         TP6 output           TIOCA2 input*			A <sub>21</sub> output

Note: \* TIOCA<sub>2</sub> input when IOA2 = 1.

16-bit timer channel 2 settings	(2)	(*	1)	(2)	(1)
PWM2		(	)		1
IOA2		0		1	_
IOA1	0	0	1	_	_
IOA0	0	1	—		

 $\begin{array}{ll} PA_5/TP_5/ & \text{Bit PWM1 in TMDR, bits IOB2 to IOB0 in TIOR1, bit NDER5 in NDERA, bit A22E in }\\ TIOCB_1/A_{22} & \text{BRCR, and bit PA}_5\text{DDR select the pin function as follows.} \end{array}$ 

A22E	1				0
16-bit timer channel 1 settings	(1) in table below	(2) in table below			_
PA₅DDR	—	0	1	1	
NDER5	—	_	0	1	
Pin function	TIOCB <sub>1</sub> output	PA5         PA5         TP5           input         output         output           TIOCB1 input*			A <sub>22</sub> output

Note: \* TIOCB<sub>1</sub> input when IOB2 = 1 and PWM1 = 0.

16-bit timer channel 1 settings	(2)	('	1)	(2)
IOB2	0			1
IOB1	0	0	1	—
IOB0	0	1	—	—

Rev. 2.00 Sep 20, 2005 page 194 of 800 REJ09B0260-0200

#### Pin Pin Functions and Selection Method

PA<sub>4</sub>/TP<sub>4</sub>/ Bit PWM1 in TMDR, bits IOA2 to IOA0 in TIOR1, bit NDER4 in NDERA, bit A23E in TIOCA<sub>1</sub>/A<sub>23</sub> BRCR, and bit PA<sub>4</sub>DDR select the pin function as follows.

A23E			0		
16-bit timer channel 1 settings	(1) in table below	(2)	in table bel	ow	_
PA₄DDR	—	0	1	1	—
NDER4	—	_	0	1	—
Pin function	TIOCA <sub>1</sub> output	PA₄ input T	PA <sub>4</sub> output IOCA <sub>1</sub> inpu	TP <sub>4</sub> output t <sup>*</sup>	A <sub>23</sub> output

Note: \* TIOCA<sub>1</sub> input when IOA2 = 1.

16-bit timer channel 1 settings	(2)	(*	1)	(2)	(1)
PWM1	0				1
IOA2	0			1	—
IOA1	0	0	1	_	—
IOA0	0	1	—	_	—



#### Table 7.21 Port A Pin Functions (Modes 1 to 7)

#### Pin Pin Functions and Selection Method

PA<sub>3</sub>/TP<sub>3</sub>/Bit PWM0 in TMDR, bits IOB2 to IOB0 in TIOR0, bits TPSC2 to TPSC0 in 16TCR2 toTIOCB<sub>0</sub>/16TCR0 of the 16-bit timer, bits CKS2 to CKS0 in 8TCR2 of the 8-bit timer, bitTCLKDNDER3 in NDERA, and bit PA<sub>3</sub>DDR select the pin function as follows.

16-bit timer channel 0 settings	(1) in table below	(2) in table below				
PA <sub>3</sub> DDR	—	0 1		1		
NDER3	—	_	0	1		
Pin function	TIOCB <sub>0</sub> output	PA <sub>3</sub> input	PA <sub>3</sub> output	TP <sub>3</sub> output		
		TIOCB <sub>0</sub> input <sup>*1</sup>				
	TCLKD input <sup>*2</sup>					

- Notes: 1. TIOCB<sub>0</sub> input when IOB2 = 1 and PWM0 = 0.
  - TCLKD input when TPSC2 = TPSC1 = TPSC0 = 1 in any of 16TCR2 to 16TCR0, or bits CKS2 to CKS0 in 8TCR2 are as shown in (3) in the table below.

16-bit timer channel 0 settings	(2)	(*	1)	(2)
IOB2	0			1
IOB1	0	0	1	—
IOB0	0	1		—

8-bit timer channel 2 settings	(4	4)		(3)
CKS2	0	1		
CKS1		0		1
CKS0	—	0	1	—

Pin	Pin Functions and	I Selectior	Method						
PA2/TP2/ TIOCA0/ TCLKC	16TCR0 of the 16-b	Bit PWM0 in TMDR, bits IOA2 to IOA0 in TIOR0, bits TPSC2 to TPSC0 in 16TCR2 to 16TCR0 of the 16-bit timer, bits CKS2 to CKS0 in 8TCR0 of the 8-bit timer, bit NDER2 in NDERA, and bit PA <sub>2</sub> DDR select the pin function as follows.							
	16-bit timer channel 0 settings	(1) in table below			(2) in table below				
	PA <sub>2</sub> DDR		—		0	1	1		
	NDER2		—		—	0	1		
	Pin function	TIOCA <sub>0</sub> output		PA <sub>2</sub> input	PA <sub>2</sub> output	TP <sub>2</sub> output			
					TIOCA <sub>0</sub> input <sup>*1</sup>				
	-	TCLKC			C input <sup>*2</sup>				
	<ul> <li>Notes: 1. TIOCA<sub>0</sub> input when IOA2 = 1.</li> <li>2. TCLKC input when TPSC2 = TPSC1 = 1 and TPSC0 = 0 in any of 16TCR2 to 16TCR0, or bits CKS2 to CKS0 in 8TCR0 are as shown in (3) in the table below.</li> </ul>								
	16-bit timer channel 0 settings	(2)	(*	1)	(2)	(*	1)		
	PWM0		(	)			1		
	IOA2		0		1	-	_		
	IOA1	0	0	1	_	-	_		
	IOA0	0	1						

8-bit timer channel 0 settings	(4)		(3)		
CKS2	0	1			
CKS1		0		1	
CKS0		0	1	—	

#### Pin Pin Functions and Selection Method

PA1/TP1/Bit MDF in TMDR, bits TPSC2 to TPSC0 in 16TCR2 to 16TCR0 of the 16-bit timer,TCLKBbits CKS2 to CKS0 in 8TCR3 of the 8-bit timer, bit NDER1 in NDERA, and bitPA1DDR select the pin function as follows.

PA <sub>1</sub> DDR	0	1	1		
NDER1	—	0	1		
Pin function	PA₁ input	PA <sub>1</sub> output	TP <sub>1</sub> output		
	TCLKB input*				

Note: \* CLKB input when MDF = 1 in TMDR, or TPSC2 = 1, TPSC1 = 0, and

TPSC0 = 1 in any of 16TCR2 to 16TCR0, or bits CKS2 to CKS0 in 8TCR3 are as shown in (1) in the table below.

8-bit timer channel 3 settings	(2	2)		(1)
CKS2	0	1		
CKS1		0		1
CKS0		0	1	—

PA₀/TP₀/Bit MDF in TMDR, bits TPSC2 to TPSC0 in 16TCR2 to 16TCR0 of the 16-bit timer,TCLKAbits CKS2 to CKS0 in 8TCR1 of the 8-bit timer, bit NDER0 in NDERA, and bitPA₀DDR select the pin function as follows.

PA <sub>0</sub> DDR	0	1			
NDER0	—	0	1		
Pin function	PA <sub>0</sub> input	PA <sub>0</sub> output	TP <sub>0</sub> output		
	TCLKA input*				

Note: \* TCLKA input when MDF = 1 in TMDR, or TPSC2 = 1 and TPSC1 = 0, and TPSC0 = 0 in any of 16TCR2 to 16TCR0, or bits CKS2 to CKS0 in 8TCR1 are as shown in (1) in the table below.

8-bit timer channel 1 settings	(2	2)		(1)
CKS2	0	1		
CKS1	_	0		1
CKS0		0	1	—




### 7.12 **Port B**

#### 7.12.1 Overview

Port B is an 8-bit input/output port that is also used for output (TP<sub>15</sub> to TP<sub>8</sub>) from the programmable timing pattern controller (TPC), input/output (TMIO<sub>3</sub>, TMO<sub>2</sub>, TMIO<sub>1</sub>, TMO<sub>0</sub>) by the 8-bit timer, and  $\overline{CS}_7$  to  $\overline{CS}_4$  output. See tables 7.23 and 7.24 for the selection of pin functions. A reset or hardware standby transition leaves port B as an input/output port.

For output of  $\overline{CS}_7$  to  $\overline{CS}_4$  in modes 1 to 5, see section 6.3.4, Chip Select Signals. Pins not assigned to any of these functions are available for generic input/output. Figure 7.11 shows the pin configuration of port B.

Pins in port B can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair.



#### Pin functions in modes 1 to 5

- PB<sub>7</sub> (input/output)/TP<sub>15</sub> (output)
- PB<sub>6</sub> (input/output)/TP<sub>14</sub> (output)
- PB<sub>5</sub> (input/output)/TP<sub>13</sub> (output)
- PB<sub>4</sub> (input/output)/TP<sub>12</sub> (output)
- $PB_3$  (input/output)/ $TP_{11}$  (output) / $TMIO_3$  (input/output) / $\overline{CS}_4$  (output)
- PB<sub>2</sub> (input/output)/TP<sub>10</sub> (output) /TMO<sub>2</sub> (output) /CS<sub>5</sub> (output)
- PB<sub>1</sub> (input/output)/TP<sub>9</sub> (output) /TMIO<sub>1</sub> (input/output) / $\overline{CS}_6$  (output)
- $PB_0$  (input/output)/TP<sub>8</sub> (output) /TMO<sub>0</sub> (output) / $\overline{CS}_7$  (output)

#### Pin functions in modes 6 and 7

- PB<sub>7</sub> (input/output)/TP<sub>15</sub> (output)
- PB<sub>6</sub> (input/output)/TP<sub>14</sub> (output)
- PB<sub>5</sub> (input/output)/TP<sub>13</sub> (output)
- PB<sub>4</sub> (input/output)/TP<sub>12</sub> (output)
- PB<sub>3</sub> (input/output)/TP<sub>11</sub> (output) /TMIO<sub>3</sub> (input/output)
- PB<sub>2</sub> (input/output)/TP<sub>10</sub> (output) /TMO<sub>2</sub> (output)
- PB<sub>1</sub> (input/output)/TP<sub>9</sub> (output) /TMIO<sub>1</sub> (input/output)
- PB<sub>0</sub> (input/output)/TP<sub>8</sub> (output) /TMO<sub>0</sub> (output)

#### Figure 7.11 Port B Pin Configuration

Rev. 2.00 Sep 20, 2005 page 200 of 800 REJ09B0260-0200

#### 7.12.2 Register Descriptions

Table 7.22 summarizes the registers of port B.

#### Table 7.22 Port B Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'EE00A	Port B data direction register	PBDDR	W	H'00
H'FFFDA	Port B data register	PBDR	R/W	H'00

Note: \* Lower 20 bits of the address in advanced mode.

**Port B Data Direction Register (PBDDR):** PBDDR is an 8-bit write-only register that can select input or output for each pin in port B. When pins are used for TPC output, the corresponding PBDDR bits must also be set.

Bit	7	6	5	4	3	2	1	0
	PB7DDR	PB <sub>6</sub> DDR	$PB_5DDR$	PB <sub>4</sub> DDR	PB <sub>3</sub> DDR	PB <sub>2</sub> DDR	PB <sub>1</sub> DDR	PB <sub>0</sub> DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port B data direction 7 to 0 These bits select input or output for port B pins

The pin functions that can be selected for port B differ between modes 1 to 5, and modes 6 and 7. For the method of selecting the pin functions, see tables 7.23 and 7.24.

When port B functions as an input/output port, a pin in port B becomes an output port if the corresponding PBDDR bit is set to 1, and an input port if this bit is cleared to 0.

PBDDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting. Therefore, if a transition is made to software standby mode while port B is functioning as an input/output port and a PBDDR bit is set to 1, the corresponding pin maintains its output state.

**Port B Data Register (PBDR):** PBDR is an 8-bit readable/writable register that stores output data for pins port B. When port B functions as an output port, the value of this register is output. When a bit in PBDDR is set to 1, if port B is read the value of the corresponding PBDR bit is returned. When a bit in PBDDR is cleared to 0, if port B is read the corresponding pin logic level is read.

Bit	7	6	5	4	3	2	1	0
	PB7	$PB_6$	$PB_5$	$PB_4$	$PB_3$	$PB_2$	PB <sub>1</sub>	PB <sub>0</sub>
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Port B da	ta 7 to 0			

These bits store data for port B pins

PBDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it retains its previous setting.



#### Table 7.23Port B Pin Functions (Modes 1 to 5)

#### Pin Pin Functions and Selection Method

PB <sub>7</sub> /TP <sub>15</sub>	Bit NDER15 in NDERB and bit PB7DDR select the pin function as follows.						
	PB7DDR	0 1 1					
	NDER15	—	0	1			
	Pin function	PB7 input	PB7 output	TP <sub>15</sub> output			

 PB<sub>6</sub>/TP<sub>14</sub>
 Bit NDER14 in NDERB and bit PB<sub>6</sub>DDR select the pin function as follows.

 PB<sub>6</sub>DDR
 0
 1
 1

 NDER14
 - 0
 1

 Pin function
 PB<sub>6</sub> input
 PB<sub>6</sub> output
 TP<sub>14</sub> output

 PB5/TP13
 Bit NDER13 in NDERB and bit PB5DDR select the pin function as follows.

 PB5DDR
 0
 1
 1

 NDER13
 —
 0
 1
 1

 Pin function
 PB5 input
 PB5 output
 TP13 output

PB<sub>4</sub>/TP<sub>12</sub> Bit NDER12 in NDERB and bit PB<sub>4</sub>DDR select the pin function as follows.

PB <sub>4</sub> DDR	0	1	1
NDER12	_	0	1
Pin function	PB₄ input	PB <sub>4</sub> output	TP <sub>12</sub> output

 $PB_3/TP_{11}/$  Bits OIS3/2 and OS1/0 in 8TCSR3, bit CS4E in CSCR, bit NDER11 in NDERB, and TMIO<sub>3</sub>/CS<sub>4</sub> bit PB<sub>3</sub>DDR select the pin function as follows.

OIS3/2 and OS1/0		AI	Not all 0				
CS4E		0		1	—		
PB <sub>3</sub> DDR	0	1	1	_	—		
NDER11	_	0	1	_	—		
Pin function	PB <sub>3</sub> input	PB <sub>3</sub> output	TP <sub>11</sub> output	CS₄ output	TMIO <sub>3</sub> output		
	TMIO <sub>3</sub> input*						
Note: * TMIO <sub>3</sub> inpu	it when bit l	CE = 1 in 8	TCSR3.				

#### Pin Pin Functions and Selection Method

PB<sub>2</sub>/TP<sub>10</sub>/ Bits OIS3/2 and OS1/0 in 8TCSR2, bit CS5E in CSCR, bit NDER10 in NDERB, and  $TMO_2/\overline{CS}_5$ bit PB<sub>2</sub>DDR select the pin function as follows.

OIS3/2 and OS1/0		Not all 0			
CS5E	0			1	_
PB₂DDR	0	1	1	—	—
NDER10	_	0	1	—	—
Pin function	PB <sub>2</sub> input	PB <sub>2</sub> output	TP <sub>10</sub> output	CS₅ output	TMIO <sub>2</sub> output

PB<sub>1</sub>/TP<sub>9</sub>/

Bits OIS3/2 and OS1/0 in 8TCSR1, bit CS6E in CSCR, bit NDER9 in NDERB, and bit  $TMIO_1/\overline{CS}_6$  PB<sub>1</sub>DDR select the pin function as follows.

OIS3/2 and OS1/0	All 0				Not all 0
CS6E	0			1	_
PB <sub>1</sub> DDR	0	1	1		—
NDER9	_	0	1	_	—
Pin function	PB₁ input	PB <sub>1</sub> output	TP <sub>9</sub> output	CS <sub>6</sub> output	TMIO₁ output
			TMIO <sub>1</sub> input*		

Note: \* TMIO<sub>1</sub> input when bit ICE = 1 in 8TCSR1.

Bits OIS3/2 and OS1/0 in 8TCSR0, bit CS7E in CSCR, bit NDER8 in NDERB, and bit PB<sub>0</sub>/TP<sub>8</sub>/ TMO<sub>0</sub>/CS<sub>7</sub> PB<sub>0</sub>DDR select the pin function as follows.

OIS3/2 and OS1/0		Not all 0			
CS7E		0		1	—
PB₀DDR	0	1	1	_	—
NDER8	_	0	1	_	—
Pin function	PB <sub>0</sub> input	PB <sub>0</sub> output	TP <sub>8</sub> output	CS <sub>7</sub> output	TMO <sub>0</sub> output

#### Table 7.24 Port B Pin Functions (Modes 6 and 7)

#### Pin Pin Functions and Selection Method

PB <sub>7</sub> /TP <sub>15</sub>	Bit NDER15 in NDERB and bit PB7DDR select the pin function as follows.							
	PB7DDR	PB <sub>7</sub> DDR 0 1 1						
	NDER15	—	0	1				
	Pin function	PB7 input	PB7 output	TP <sub>15</sub> output				

 PB<sub>6</sub>/TP<sub>14</sub>
 Bit NDER14 in NDERB and bit PB<sub>6</sub>DDR select the pin function as follows.

 PB<sub>6</sub>DDR
 0
 1
 1

 NDER14
 —
 0
 1

 Pin function
 PB<sub>6</sub> input
 PB<sub>6</sub> output
 TP<sub>14</sub> output

 PB5/TP13
 Bit NDER13 in NDERB and bit PB5DDR select the pin function as follows.

 PB5DDR
 0
 1
 1

 NDER13
 —
 0
 1
 1

 Pin function
 PB5 input
 PB5 output
 TP13 output

PB<sub>4</sub>/TP<sub>12</sub> Bit NDER12 in NDERB and bit PB<sub>4</sub>DDR select the pin function as follows.

PB₄DDR	0	1	1
NDER12	_	0	1
Pin function	PB₄ input	PB <sub>4</sub> output	TP <sub>12</sub> output

PB<sub>3</sub>/TP<sub>11</sub>/Bits OIS3/2 and OS1/0 in 8TCSR3, bit NDER11 in NDERB, and bit PB<sub>3</sub>DDR selectTMIO3the pin function as follows.

OIS3/2 and OS1/0		All 0		Not all 0		
PB <sub>3</sub> DDR	0	1	1	—		
NDER11	—	0	1	—		
Pin function	PB <sub>3</sub> input	PB <sub>3</sub> output	TP <sub>11</sub> output	TMIO <sub>3</sub> output		
	I					
TMIO <sub>3</sub> input*						

Note: \*  $TMIO_3$  input when bit ICE = 1 in 8TCSR3.

Pin	Pin Functions an	d Selection Met	hod						
PB <sub>2</sub> /TP <sub>10</sub> / TMO <sub>2</sub>	Bits OIS3/2 and OS1/0 in 8TCSR2, bit NDER10 in NDERB, and bit PB <sub>2</sub> DDR select the pin function as follows.								
	OIS3/2 and OS1/0		All 0		Not all 0				
	PB₂DDR	0	1	1					
	NDER10	_	0	1					
	Pin function	PB <sub>2</sub> input	PB <sub>2</sub> output	TP <sub>10</sub> output	TMO <sub>2</sub> output				
PB <sub>1</sub> /TP <sub>9</sub> / TMIO <sub>1</sub>	Bits OIS3/2 and C pin function as fol		bit NDER9 in NE	DERB, and bit PB	T				
	OIS3/2 and OS1/0		Not all 0						
	PB₁DDR	0	1	1	_				
	NDER9	_	0	1	_				
	Pin function	PB <sub>1</sub>	PB <sub>1</sub>	TP <sub>9</sub>	TMIO <sub>1</sub>				
		input	output	output	output				
			TMIO <sub>1</sub> input*						
	Note: * $TMIO_1$ input when bit ICE = 1 in 8TCSR1.								
PB <sub>2</sub> /TP <sub>8</sub> / TMO <sub>0</sub>	Bits OIS3/2 and OS1/0 in 8TCSR0, bit NDER8 in NDERB, and bit PB <sub>0</sub> DDR select the pin function as follows.								
	OIS3/2 and OS1/0		All 0		Not all 0				
	PB <sub>2</sub> DDR	0	1	1	—				
	NDER8	—	0	1	—				
	Pin function	PB <sub>0</sub>	PB <sub>0</sub>	TP <sub>8</sub>	TMO <sub>0</sub>				
		input	output	output	output				

# Section 8 16-Bit Timer

### 8.1 Overview

The H8/3024 Group has built-in 16-bit timer module with three 16-bit counter channels.

### 8.1.1 Features

16-bit timer features are listed below.

- Capability to process up to 6 pulse outputs or 6 pulse inputs
- Six general registers (GRs, two per channel) with independently-assignable output compare or input capture functions
- Selection of eight counter clock sources for each channel: Internal clocks: φ, φ/2, φ/4, φ/8 External clocks: TCLKA, TCLKB, TCLKC, TCLKD
- Five operating modes selectable in all channels:
  - Waveform output by compare match
    - Selection of 0 output, 1 output, or toggle output (only 0 or 1 output in channel 2)
  - Input capture function
    - Rising edge, falling edge, or both edges (selectable)
  - Counter clearing function
    - Counters can be cleared by compare match or input capture
  - Synchronization

Two or more timer counters (16TCNTs) can be preset simultaneously, or cleared simultaneously by compare match or input capture. Counter synchronization enables synchronous register input and output.

- PWM mode

PWM output can be provided with an arbitrary duty cycle. With synchronization, up to three-phase PWM output is possible

- Phase counting mode selectable in channel 2 Two-phase encoder output can be counted automatically.
- High-speed access via internal 16-bit bus The 16TCNTs and GRs can be accessed at high speed via a 16-bit bus.
- Any initial timer output value can be set

• Nine interrupt sources

Each channel has two compare match/input capture interrupts and an overflow interrupt. All interrupts can be requested independently.

• Output triggering of programmable timing pattern controller (TPC) Compare match/input capture signals from channels 0 to 2 can be used as TPC output triggers.

Table 8.1 summarizes the 16-bit timer functions.

Table 8.1	<b>16-bit timer Functions</b>
-----------	-------------------------------

ltem		Channel 0	Channel 1	Channel 2	
Clock sources		Internal clocks:			
		External clocks: TCLKA, TCLKB, TCLKC, TCLKD, selectable independently			
General registers (output compare/input capture registers)		GRA0, GRB0	GRA1, GRB1	GRA2, GRB2	
Input/output pins		TIOCA <sub>0</sub> , TIOCB <sub>0</sub>	TIOCA <sub>1</sub> , TIOCB <sub>1</sub>	TIOCA <sub>2</sub> , TIOCB <sub>2</sub>	
Counter clearing function		GRA0/GRB0 compare match or input capture	GRA1/GRB1 compare match or input capture	GRA2/GRB2 compare match or input capture	
Initial output value setting function		Available	Available	Available	
Compare match	0	Available	Available	Available	
output	1	Available	Available	Available	
	Toggle	Available	Available	Not available	
Input capture funct	tion	Available	Available	Available	
Synchronization		Available	Available	Available	
PWM mode	PWM mode		Available	Available	
Phase counting mode		Not available	Not available	Available	
Interrupt sources		Three sources	Three sources	Three sources	
				<ul> <li>Compare match/ input capture A2</li> </ul>	
		<ul> <li>Compare match/ input capture B0</li> </ul>	<ul> <li>Compare match/ input capture B1</li> </ul>	<ul> <li>Compare match/ input capture B2</li> </ul>	
		Overflow	Overflow	Overflow	



#### 8.1.2 Block Diagrams

16-bit timer Block Diagram (Overall): Figure 8.1 is a block diagram of the 16-bit timer.




Figure 8.1 16-bit timer Block Diagram (Overall)

**Block Diagram of Channels 0 and 1:** 16-bit timer channels 0 and 1 are functionally identical. Both have the structure shown in figure 8.2.





Figure 8.2 Block Diagram of Channels 0 and 1



Block Diagram of Channel 2: Figure 8.3 is a block diagram of channel 2



#### Figure 8.3 Block Diagram of Channel 2

### 8.1.3 Pin Configuration

Table 8.2 summarizes the 16-bit timer pins.

### Table 8.216-bit timer Pins

Channel	Name	Abbre- viation	Input/ Output	Function
Common	Clock input A	TCLKA	Input	External clock A input pin (phase-A input pin in phase counting mode)
	Clock input B	TCLKB	Input	External clock B input pin (phase-B input pin in phase counting mode)
	Clock input C	TCLKC	Input	External clock C input pin
	Clock input D	TCLKD	Input	External clock D input pin
0	Input capture/output compare A0	TIOCA <sub>0</sub>	Input/ output	GRA0 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B0	TIOCB <sub>0</sub>	Input/ output	GRB0 output compare or input capture pin
1	Input capture/output compare A1	TIOCA <sub>1</sub>	Input/ output	GRA1 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B1	TIOCB <sub>1</sub>	Input/ output	GRB1 output compare or input capture pin
2	Input capture/output compare A2	TIOCA <sub>2</sub>	Input/ output	GRA2 output compare or input capture pin PWM output pin in PWM mode
	Input capture/output compare B2	TIOCB <sub>2</sub>	Input/ output	GRB2 output compare or input capture pin



### 8.1.4 Register Configuration

Table 8.3 summarizes the 16-bit timer registers.

### Table 8.316-bit timer Registers

Channel	Address <sup>*1</sup>	Name	Abbre- viation	R/W	Initial Value
Common	H'FFF60	Timer start register	TSTR	R/W	H'F8
	H'FFF61	Timer synchro register	TSNC	R/W	H'F8
	H'FFF62	Timer mode register	TMDR	R/W	H'98
	H'FFF63	Timer output level setting register	TOLR	W	H'C0
	H'FFF64	Timer interrupt status register A	TISRA	R/(W)*2	H'88
	H'FFF65	Timer interrupt status register B	TISRB	R/(W)*2	H'88
	H'FFF66	Timer interrupt status register C	TISRC	R/(W)*2	H'88
0	H'FFF68	Timer control register 0	16TCR0	R/W	H'80
	H'FFF69	Timer I/O control register 0	TIOR0	R/W	H'88
	H'FFF6A	Timer counter 0H	16TCNT0H	R/W	H'00
	H'FFF6B	Timer counter 0L	16TCNT0L	R/W	H'00
	H'FFF6C	General register A0H	GRA0H	R/W	H'FF
	H'FFF6D	General register A0L	GRA0L	R/W	H'FF
	H'FFF6E	General register B0H	GRB0H	R/W	H'FF
	H'FFF6F	General register B0L	GRB0L	R/W	H'FF
1	H'FFF70	Timer control register 1	16TCR1	R/W	H'80
	H'FFF71	Timer I/O control register 1	TIOR1	R/W	H'88
	H'FFF72	Timer counter 1H	16TCNT1H	R/W	H'00
	H'FFF73	Timer counter 1L	16TCNT1L	R/W	H'00
	H'FFF74	General register A1H	GRA1H	R/W	H'FF
	H'FFF75	General register A1L	GRA1L	R/W	H'FF
	H'FFF76	General register B1H	GRB1H	R/W	H'FF
	H'FFF77	General register B1L	GRB1L	R/W	H'FF

Channel	Address <sup>*1</sup>	Name	Abbre- viation	R/W	Initial Value
2	H'FFF78	Timer control register 2	16TCR2	R/W	H'80
	H'FFF79	Timer I/O control register 2	TIOR2	R/W	H'88
	H'FFF7A	Timer counter 2H	16TCNT2H	R/W	H'00
	H'FFF7B	Timer counter 2L	16TCNT2L	R/W	H'00
	H'FFF7C	General register A2H	GRA2H	R/W	H'FF
	H'FFF7D	General register A2L	GRA2L	R/W	H'FF
	H'FFF7E	General register B2H	GRB2H	R/W	H'FF
	H'FFF7F	General register B2L	GRB2L	R/W	H'FF


Notes: 1. The lower 20 bits of the address in advanced mode are indicated.

2. Only 0 can be written in bits 3 to 0, to clear the flags.

### 8.2 **Register Descriptions**

#### 8.2.1 Timer Start Register (TSTR)

TSTR is an 8-bit readable/writable register that starts and stops the timer counter (16TCNT) in channels 0 to 2.



TSTR is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.



Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (16TCNT2).

Bit 2 STR2	Description	
0	16TCNT2 is halted	(Initial value)
1	16TCNT2 is counting	

Bit 1—Counter Start 1 (STR1): Starts and stops timer counter 1 (16TCNT1).


Bit 1 STR1	Description	
0	16TCNT1 is halted	(Initial value)
1	16TCNT1 is counting	

Bit 0—Counter Start 0 (STR0): Starts and stops timer counter 0 (16TCNT0).

Bit 0 STR0	Description	
0	16TCNT0 is halted	(Initial value)
1	16TCNT0 is counting	

#### 8.2.2 Timer Synchro Register (TSNC)

TSNC is an 8-bit readable/writable register that selects whether channels 0 to 2 operate independently or synchronously. Channels are synchronized by setting the corresponding bits to 1.



TSNC is initialized to H'F8 by a reset and in standby mode.

Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.

**Bit 2—Timer Sync 2 (SYNC2):** Selects whether channel 2 operates independently or synchronously.

### Bit 2

SYNC2	Description	
0	Channel 2's timer counter (16TCNT2) operates independently 16TCNT2 is preset and cleared independently of other channels	(Initial value)
1	Channel 2 operates synchronously 16TCNT2 can be synchronously preset and cleared	

**Bit 1—Timer Sync 1 (SYNC1):** Selects whether channel 1 operates independently or synchronously.

#### Bit 1

SYNC1	Description	
0	Channel 1's timer counter (16TCNT1) operates independently 16TCNT1 is preset and cleared independently of other channels	(Initial value)
1	Channel 1 operates synchronously 16TCNT1 can be synchronously preset and cleared	


**Bit 0—Timer Sync 0 (SYNC0):** Selects whether channel 0 operates independently or synchronously.

Bit 0 SYNC0	Description	
0	Channel 0's timer counter (16TCNT0) operates independently 16TCNT0 is preset and cleared independently of other channels	(Initial value)
1	Channel 0 operates synchronously 16TCNT0 can be synchronously preset and cleared	



#### 8.2.3 Timer Mode Register (TMDR)

TMDR is an 8-bit readable/writable register that selects PWM mode for channels 0 to 2. It also selects phase counting mode and the overflow flag (OVF) setting conditions for channel 2.



TMDR is initialized to H'98 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

**Bit 6—Phase Counting Mode Flag (MDF):** Selects whether channel 2 operates normally or in phase counting mode.

Bit 6 MDF	Description	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in phase counting mode	

When MDF is set to 1 to select phase counting mode, 16TCNT2 operates as an up/down-counter and pins TCLKA and TCLKB become counter clock input pins. 16TCNT2 counts both rising and falling edges of TCLKA and TCLKB, and counts up or down as follows.

Counting Direction Down-Counting		Up-Counting						
TCLKA pin	Ţ	High	ľ	Low	Low	ŀ	High	ľ
TCLKB pin	Low	Ā	High	Ţ	Ā	High	Ţ	Low

In phase counting mode, external clock edge selection by bits CKEG1 and CKEG0 in 16TCR2 and counter clock selection by bits TPSC2 to TPSC0 are invalid, and the above phase counting mode operations take precedence.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in 16TCR2 and the compare match/input capture settings and interrupt functions of TIOR2, TISRA, TISRB, TISRC remain effective in phase counting mode.

**Bit 5—Flag Direction (FDIR):** Designates the setting condition for the OVF flag in TISRC. The FDIR designation is valid in all modes in channel 2.

Bit 5 FDIR	Description	
0	OVF is set to 1 in TISRC when 16TCNT2 overflows or underflows	(Initial value)
1	OVF is set to 1 in TISRC when 16TCNT2 overflows	

Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2-PWM Mode 2 (PWM2): Selects whether channel 2 operates normally or in PWM mode.

Bit 2 PWM2	Description	
0	Channel 2 operates normally	(Initial value)
1	Channel 2 operates in PWM mode	

When bit PWM2 is set to 1 to select PWM mode, pin  $TIOCA_2$  becomes a PWM output pin. The output goes to 1 at compare match with GRA2, and to 0 at compare match with GRB2.

Bit 1—PWM Mode 1 (PWM1): Selects whether channel 1 operates normally or in PWM mode.

Bit 1 PWM1	Description	
0	Channel 1 operates normally	(Initial value)
1	Channel 1 operates in PWM mode	

When bit PWM1 is set to 1 to select PWM mode, pin  $TIOCA_1$  becomes a PWM output pin. The output goes to 1 at compare match with GRA1, and to 0 at compare match with GRB1.


Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PWM mode.

Bit 0 PWM0	Description	
0	Channel 0 operates normally	(Initial value)
1	Channel 0 operates in PWM mode	

When bit PWM0 is set to 1 to select PWM mode, pin  $TIOCA_0$  becomes a PWM output pin. The output goes to 1 at compare match with GRA0, and to 0 at compare match with GRB0.

#### 8.2.4 Timer Interrupt Status Register A (TISRA)

TISRA is an 8-bit readable/writable register that indicates GRA compare match or input capture and enables or disables GRA compare match and input capture interrupt requests.



Note: \* Only 0 can be written, to clear the flag.

TISRA is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

**Bit 6—Input Capture/Compare Match Interrupt Enable A2 (IMIEA2):** Enables or disables the interrupt requested by the IMFA2 when IMFA2 flag is set to 1.

Bit 6		
IMIEA2	Description	
0	IMIA2 interrupt requested by IMFA2 flag is disabled	(Initial value)
1	IMIA2 interrupt requested by IMFA2 flag is enabled	

**Bit 5—Input Capture/Compare Match Interrupt Enable A1 (IMIEA1):** Enables or disables the interrupt requested by the IMFA1 flag when IMFA1 is set to 1.

Bit 5 IMIEA1	Description	
0	IMIA1 interrupt requested by IMFA1 flag is disabled	(Initial value)
1	IMIA1 interrupt requested by IMFA1 flag is enabled	

**Bit 4—Input Capture/Compare Match Interrupt Enable A0 (IMIEA0):** Enables or disables the interrupt requested by the IMFA0 flag when IMFA0 is set to 1.

Bit 4	3it 4	
IMIEA0	Description	
0	IMIA0 interrupt requested by IMFA0 flag is disabled	(Initial value)
1	IMIA0 interrupt requested by IMFA0 flag is enabled	

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

**Bit 2—Input Capture/Compare Match Flag A2 (IMFA2):** This status flag indicates GRA2 compare match or input capture events.

Bit 2 IMFA2	Description	
0	[Clearing condition] (	Initial value)
	Read IMFA2 flag when IMFA2 =1, then write 0 in IMFA2 flag	
1	[Setting conditions]	
	<ul> <li>16TCNT2 = GRA2 when GRA2 functions as an output compare registe</li> </ul>	r
	<ul> <li>16TCNT2 value is transferred to GRA2 by an input capture signal when</li> </ul>	GRA2
	functions as an input capture register	

**Bit 1—Input Capture/Compare Match Flag A1 (IMFA1):** This status flag indicates GRA1 compare match or input capture events.

Bit 1 IMFA1	Description
0	[Clearing condition] (Initial value)
	Read IMFA1 flag when IMFA1 =1, then write 0 in IMFA1 flag
1	[Setting conditions]
	<ul> <li>16TCNT1 = GRA1 when GRA1 functions as an output compare register</li> </ul>
	<ul> <li>16TCNT1 value is transferred to GRA1 by an input capture signal when GRA1</li> </ul>
	functions as an input capture register


**Bit 0—Input Capture/Compare Match Flag A0 (IMFA0):** This status flag indicates GRA0 compare match or input capture events.

Bit 0 IMFA0	Description
0	[Clearing condition] (Initial value)
	Read IMFA0 flag when IMFA0 =1, then write 0 in IMFA0 flag
1	[Setting conditions]
	<ul> <li>16TCNT0 = GRA0 when GRA0 functions as an output compare register</li> </ul>
	<ul> <li>16TCNT0 value is transferred to GRA0 by an input capture signal when GRA0 functions as an input capture register</li> </ul>



### 8.2.5 Timer Interrupt Status Register B (TISRB)

TISRB is an 8-bit readable/writable register that indicates GRB compare match or input capture and enables or disables GRB compare match and input capture interrupt requests.



Note: \* Only 0 can be written, to clear the flag.

TISRB is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

**Bit 6—Input Capture/Compare Match Interrupt Enable B2 (IMIEB2):** Enables or disables the interrupt requested by the IMFB2 when IMFB2 flag is set to 1.

Bit 6 IMIEB2	Description	
0	IMIB2 interrupt requested by IMFB2 flag is disabled	(Initial value)
1	IMIB2 interrupt requested by IMFB2 flag is enabled	

**Bit 5—Input Capture/Compare Match Interrupt Enable B1 (IMIEB1):** Enables or disables the interrupt requested by the IMFB1 when IMFB1 flag is set to 1.

Bit 5		
IMIEB1	Description	
0	IMIB1 interrupt requested by IMFB1 flag is disabled	(Initial value)
1	IMIB1 interrupt requested by IMFB1 flag is enabled	

**Bit 4—Input Capture/Compare Match Interrupt Enable B0 (IMIEB0):** Enables or disables the interrupt requested by the IMFB0 when IMFB0 flag is set to 1.

Bit 4 IMIEB0	Description	
0	IMIB0 interrupt requested by IMFB0 flag is disabled	(Initial value)
1	IMIB0 interrupt requested by IMFB0 flag is enabled	

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

Bit 2—Input Capture/Compare Match Flag B2 (IMFB2): This status flag indicates GRB2 compare match or input capture events.

Bit 2 IMFB2	Description
0	[Clearing condition] (Initial value)
	Read IMFB2 flag when IMFB2 =1, then write 0 in IMFB2 flag
1	[Setting conditions]
	<ul> <li>16TCNT2 = GRB2 when GRB2 functions as an output compare register</li> </ul>
	<ul> <li>16TCNT2 value is transferred to GRB2 by an input capture signal when GRB2 functions as an input capture register</li> </ul>

**Bit 1—Input Capture/Compare Match Flag B1 (IMFB1):** This status flag indicates GRB1 compare match or input capture events.

Bit 1 IMFB1	Description
0	[Clearing condition] (Initial value)
	Read IMFB1 flag when IMFB1 =1, then write 0 in IMFB1 flag
1	[Setting conditions]
	<ul> <li>16TCNT1 = GRB1 when GRB1 functions as an output compare register</li> </ul>
	<ul> <li>16TCNT1 value is transferred to GRB1 by an input capture signal when GRB1</li> </ul>
	functions as an input capture register


Bit 0—Input Capture/Compare Match Flag B0 (IMFB0): This status flag indicates GRB0 compare match or input capture events.


Bit 0 IMFB0	Description
0	[Clearing condition] (Initial value)
	Read IMFB0 flag when IMFB0 =1, then write 0 in IMFB0 flag
1	[Setting conditions]
	<ul> <li>16TCNT0 = GRB0 when GRB0 functions as an output compare register</li> </ul>
	<ul> <li>16TCNT0 value is transferred to GRB0 by an input capture signal when GRB0</li> </ul>
	functions as an input capture register



#### 8.2.6 Timer Interrupt Status Register C (TISRC)

TISRC is an 8-bit readable/writable register that indicates 16TCNT overflow or underflow and enables or disables overflow interrupt requests.





TISRC is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

**Bit 6—Overflow Interrupt Enable 2 (OVIE2):** Enables or disables the interrupt requested by the OVF2 when OVF2 flag is set to 1.

Bit 6 OVIE2	Description	
0	OVI2 interrupt requested by OVF2 flag is disabled	(Initial value)
1	OVI2 interrupt requested by OVF2 flag is enabled	

**Bit 5—Overflow Interrupt Enable 1 (OVIE1):** Enables or disables the interrupt requested by the OVF1 when OVF1 flag is set to 1.

Bit 5		
OVIE1	Description	
0	OVI1 interrupt requested by OVF1 flag is disabled	(Initial value)
1	OVI1 interrupt requested by OVF1 flag is enabled	

**Bit 4—Overflow Interrupt Enable 0 (OVIE0):** Enables or disables the interrupt requested by the OVF0 when OVF0 flag is set to 1.

#### Bit 4

OVIE0	Description	
0	OVI0 interrupt requested by OVF0 flag is disabled	(Initial value)
1	OVI0 interrupt requested by OVF0 flag is enabled	

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

Bit 2-Overflow Flag 2 (OVF2): This status flag indicates 16TCNT2 overflow.

Bit 2 OVF2	Description
0	[Clearing condition] (Initial value)
	Read OVF2 flag when OVF2 =1, then write 0 in OVF2 flag
1	[Setting condition]
	16TCNT2 overflowed from H'FFFF to H'0000, or underflowed from H'0000 to H'FFFF
Note:	16TCNT underflow occurs when 16TCNT operates as an up/down-counter. Underflow occurs only when channel 2 operates in phase counting mode (MDF = 1 in TMDR).

#### Bit 1-Overflow Flag 1 (OVF1): This status flag indicates 16TCNT1 overflow.

Bit 1 OVF1	Description	
0	[Clearing condition]	(Initial value)
	Read OVF1 flag when OVF1 =1, then write 0 in OVF1 flag	
1	[Setting condition]	
	16TCNT1 overflowed from H'FFFF to H'0000	

Bit 0 OVF0	Description	
0	[Clearing condition]	(Initial value)
	Read OVF0 flag when OVF0 =1, then write 0 in OVF0 flag	
1	[Setting condition]	
	16TCNT0 overflowed from H'FFFF to H'0000	

Bit 0—Overflow Flag 0 (OVF0): This status flag indicates 16TCNT0 overflow.

#### 8.2.7 Timer Counters (16TCNT)

16TCNT is a 16-bit counter. The 16-bit timer has three 16TCNTs, one for each channel.

Channel	Abbreviation				Fι	Function										
0	16TCNT0				Up	Up-counter										
1	16TCNT1					-										
2	16TCNT2 Phase counting mode: up/down-counter Other modes: up-counter															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Each 16TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source. The clock source is selected by bits TPSC2 to TPSC0 in 16TCR.

16TCNT0 and 16TCNT1 are up-counters. 16TCNT2 is an up/down-counter in phase counting mode and an up-counter in other modes.

16TCNT can be cleared to H'0000 by compare match with GRA or GRB or by input capture to GRA or GRB (counter clearing function).

When 16TCNT overflows (changes from H'FFFF to H'0000), the OVF flag is set to 1 in TISRC of the corresponding channel.

When 16TCNT underflows (changes from H'0000 to H'FFFF), the OVF flag is set to 1 in TISRC of the corresponding channel.

The 16TCNTs are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

Each 16TCNT is initialized to H'0000 by a reset and in standby mode.

#### 8.2.8 General Registers (GRA, GRB)

The general registers are 16-bit registers. The 16-bit timer has 6 general registers, two in each channel.

Channel	Abbreviation						Abbreviation Function									
0	GRA0, GRB0					GRA0, GRB0 Output compare/input capture register										
1	GRA1, GRB1															
2	GRA2, GRB2															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														_		
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	' R/W

A general register is a 16-bit readable/writable register that can function as either an output compare register or an input capture register. The function is selected by settings in TIOR.

When a general register is used as an output compare register, its value is constantly compared with the 16TCNT value. When the two values match (compare match), the IMFA or IMFB flag is set to 1 in TISRA/TISRB. Compare match output can be selected in TIOR.

When a general register is used as an input capture register, an external input capture signal are detected and the current 16TCNT value is stored in the general register. The corresponding IMFA or IMFB flag in TISRA/TISRB is set to 1 at the same time. The edges of the input capture signal are selected in TIOR.

TIOR settings are ignored in PWM mode.


General registers are linked to the CPU by an internal 16-bit bus and can be written or read by either word access or byte access.

General registers are set as output compare registers (with no pin output) and initialized to H'FFFF by a reset and in standby mode.

#### 8.2.9 Timer Control Registers (16TCR)

Channel	Abbreviation	Function
0	16TCR0	16TCR controls the timer counter. The 16TCRs in all
1	16TCR1	channels are functionally identical. When phase counting mode is selected in channel 2, the settings of bits CKEG1
2	16TCR2	and CKEG0 and TPSC2 to TPSC0 in 16TCR2 are ignored.

16TCR is an 8-bit register. The 16-bit timer has three 16TCRs, one in each channel.



Each 16TCR is an 8-bit readable/writable register that selects the timer counter clock source, selects the edge or edges of external clock sources, and selects how the counter is cleared.

16TCR is initialized to H'80 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

Bits 6 and 5—Counter Clear 1 and 0 (CCLR1, CCLR0): These bits select how 16TCNT is cleared.

Bit 6 CCLR1	Bit 5 CCLR0	Description	
0	0	16TCNT is not cleared	(Initial value)
	1	16TCNT is cleared by GRA compare match or input capture*	1
1	16TCNT is cleared by GRB compare match or input capture*	1	
	1	Synchronous clear: 16TCNT is cleared in synchronization with synchronized timers <sup>*2</sup>	n other
Notes: 1	. 16TCNT	is cleared by compare match when the general register function	ns as an output

Notes: 1. 16TCNT is cleared by compare match when the general register functions as an output compare register, and by input capture when the general register functions as an input capture register.

2. Selected in TSNC.

Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): These bits select external clock input edges when an external clock source is used.

Bit 4 CKEG1	Bit 3 CKEG0	Description	
0	0	Count rising edges	(Initial value)
	1	Count falling edges	
1		Count both edges	

When channel 2 is set to phase counting mode, bits CKEG1 and CKEG0 in 16TCR2 are ignored. Phase counting takes precedence.

Bits 2 to 0—Timer Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the counter clock source.

Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Function	
0	0	0	Internal clock: ø	(Initial value)
		1	Internal clock: φ/2	
	1	0	Internal clock:	
		1	Internal clock: ø/8	
1	0	0	External clock A: TCLKA input	
		1	External clock B: TCLKB input	
	1	0	External clock C: TCLKC input	
		1	External clock D: TCLKD input	

When bit TPSC2 is cleared to 0 an internal clock source is selected, and the timer counts only falling edges. When bit TPSC2 is set to 1 an external clock source is selected, and the timer counts the edges selected by bits CKEG1 and CKEG0.

When channel 2 is set to phase counting mode (MDF = 1 in TMDR), the settings of bits TPSC2 to TPSC0 in 16TCR2 are ignored. Phase counting takes precedence.

#### 8.2.10 Timer I/O Control Register (TIOR)

TIOR is an 8-bit register. The 16-bit timer has three TIORs, one in each channel.

0 TIOR	0	TIOR controls the general registers. Some functions differ in PWM						
1 TIOR1		mode.						
2 TIOR	2							
Bit	7	6	5	4	3	2	1	0
		IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value	1	0	0	0	1	0	0	0
Read/Write		R/W	R/W	R/W		R/W	R/W	R/W
							ontrol A2 t bits selectons	
					Reserve	d bit		
		I/O control B2 to B0 These bits select GRB functions						
Reserved bit								

**Channel Abbreviation Function** 

Each TIOR is an 8-bit readable/writable register that selects the output compare or input capture function for GRA and GRB, and specifies the functions of the TIORA and TIORB pins. If the output compare function is selected, TIOR also selects the type of output. If input capture is selected, TIOR also selects the edges of the input capture signal.

TIOR is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: This bit cannot be modified and is always read as 1.

Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	Function			
0	0	0	GRB is an output	No output at compare match (Initial value)		
		1	compare register	0 output at GRB compare match*1		
	1	0		1 output at GRB compare match*1		
		1		Output toggles at GRB compare match (1 output in channel 2)*1*2		
1	0	0	GRB is an input	GRB captures rising edge of input		
		1	compare register	GRB captures falling edge of input		
	1	0		GRB captures both edges of input		
		1				

Bits 6 to 4—I/O Control B2 to B0 (IOB2 to IOB0): These bits select the GRB function.

Notes: 1. After a reset, the output conforms to the TOLR setting until the first compare match.

2. Channel 2 output cannot be toggled by compare match. When this setting is made, 1 output is selected automatically.

Bit 3—Reserved: This bit cannot be modified and is always read as 1.

Bits 2 to 0—I/O Control A2 to A0 (IOA2 to IOA0): These bits select the GRA function.

Bit 2 IOA2	Bit 1 IOA1	Bit 0 IOA0	Function				
0	0	0	GRA is an output	No output at compare match (Initial value)			
		1	compare register	0 output at GRA compare match*1			
	1	0		1 output at GRA compare match*1			
		1		Output toggles at GRA compare match (1 output in channel 2)*1*2			
1	0	0	GRA is an input	GRA captures rising edge of input			
		1	compare register	GRA captures falling edge of input			
	1	0		GRA captures both edges of input			
		1					

Notes: 1. After a reset, the output conforms to the TOLR setting until the first compare match.

2. Channel 2 output cannot be toggled by compare match. When this setting is made, 1 output is selected automatically.

#### 8.2.11 Timer Output Level Setting Register C (TOLR)

Bit	7	6	5	4	3	2	1	0	
	_	—	TOB2	TOA2	TOB1	TOA1	TOB0	TOA0	
Initial value	1	1	0	0	0	0	0	0	
Read/Write			W	W	W	W	W	W	
		Output level setting A2 to A0, B2 to B0 These bits set the levels of the timer outputs (TIOCA <sub>2</sub> to TIOCA <sub>0</sub> , and TIOCB <sub>2</sub> to TIOCB <sub>0</sub>							
	Reserved bits								

TOLR is an 8-bit write-only register that selects the timer output level for channels 0 to 2.

A TOLR setting can only be made when the corresponding bit in TSTR is 0.

TOLR is a write-only register, and cannot be read. If it is read, all bits will return a value of 1.

TOLR is initialized to H'C0 by a reset and in standby mode.

Bits 7 and 6—Reserved: These bits cannot be modified.

Bit 5—Output Level Setting B2 (TOB2): Sets the value of timer output TIOCB<sub>2</sub>.

Bit 5		
TOB2	Description	
0	TIOCB <sub>2</sub> is 0	(Initial value)
1	TIOCB <sub>2</sub> is 1	

Bit 4—Output Level Setting A2 (TOA2): Sets the value of timer output TIOCA<sub>2</sub>.

Bit 4 TOA2	Description	
0	TIOCA <sub>2</sub> is 0	(Initial value)
1	TIOCA <sub>2</sub> is 1	

#### Bit 3—Output Level Setting B1 (TOB1): Sets the value of timer output TIOCB<sub>1</sub>.

Bit 3 TOB1	Description	
0	TIOCB <sub>1</sub> is 0	(Initial value)
1	TIOCB <sub>1</sub> is 1	

#### Bit 2—Output Level Setting A1 (TOA1): Sets the value of timer output TIOCA<sub>1</sub>.

Bit 2 TOA1	Description	
0	TIOCA <sub>1</sub> is 0	(Initial value)
1	TIOCA <sub>1</sub> is 1	

#### Bit 1—Output Level Setting B0 (TOB0): Sets the value of timer output TIOCB<sub>0</sub>.

Bit 0 TOB0	Description	
0	TIOCB <sub>0</sub> is 0	(Initial value)
1	TIOCB <sub>0</sub> is 1	

#### Bit 0—Output Level Setting A0 (TOA0): Sets the value of timer output TIOCA<sub>0</sub>.

Bit 0 TOA0	Description	
0	TIOCA <sub>0</sub> is 0	(Initial value)
1	TIOCA <sub>0</sub> is 1	



## 8.3 CPU Interface

### 8.3.1 16-Bit Accessible Registers

The timer counters (16TCNTs), general registers A and B (GRAs and GRBs) are 16-bit registers, and are linked to the CPU by an internal 16-bit data bus. These registers can be written or read a word at a time, or a byte at a time.

Figures 8.4 and 8.5 show examples of word read/write access to a timer counter (16TCNT). Figures 8.6 to 8.9 show examples of byte read/write access to 16TCNTH and 16TCNTL.




Figure 8.4 16TCNT Access Operation [CPU  $\rightarrow$  16TCNT (Word)]




Figure 8.5 Access to Timer Counter (CPU Reads 16TCNT, Word)




Figure 8.6 Access to Timer Counter H (CPU Writes to 16TCNTH, Upper Byte)




Figure 8.7 Access to Timer Counter L (CPU Writes to 16TCNTL, Lower Byte)




Figure 8.8 Access to Timer Counter H (CPU Reads 16TCNTH, Upper Byte)




Figure 8.9 Access to Timer Counter L (CPU Reads 16TCNTL, Lower Byte)

#### 8.3.2 8-Bit Accessible Registers

The registers other than the timer counters and general registers are 8-bit registers. These registers are linked to the CPU by an internal 8-bit data bus.

Figures 8.10 and 8.11 show examples of byte read and write access to a 16TCR.

If a word-size data transfer instruction is executed, two byte transfers are performed.




Figure 8.10 16TCR Access (CPU Writes to 16TCR)




Figure 8.11 16TCR Access (CPU Reads 16TCR)

# 8.4 **Operation**

### 8.4.1 Overview

A summary of operations in the various modes is given below.

**Normal Operation:** Each channel has a timer counter and general registers. The timer counter counts up, and can operate as a free-running counter, periodic counter, or external event counter. GRA and GRB can be used for input capture or output compare.

**Synchronous Operation:** The timer counters in designated channels are preset synchronously. Data written to the timer counter in any one of these channels is simultaneously written to the timer counters in the other channels as well. The timer counters can also be cleared synchronously if so designated by the CCLR1 and CCLR0 bits in the TCRs.

**PWM Mode:** A PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match A and to 0 at compare match B. The duty cycle can be varied from 0% to 100% depending on the settings of GRA and GRB. When a channel is set to PWM mode, its GRA and GRB automatically become output compare registers.

**Phase Counting Mode:** The phase relationship between two clock signals input at TCLKA and TCLKB is detected and 16TCNT2 counts up or down accordingly. When phase counting mode is selected TCLKA and TCLKB become clock input pins and 16TCNT2 operates as an up/down-counter.



#### 8.4.2 Basic Functions

**Counter Operation:** When one of bits STR0 to STR2 is set to 1 in the timer start register (TSTR), the timer counter (16TCNT) in the corresponding channel starts counting. The counting can be free-running or periodic.

• Sample setup procedure for counter

Figure 8.12 shows a sample procedure for setting up a counter.





 Figure 8.12
 Counter Setup Procedure (Example)

- 1. Set bits TPSC2 to TPSC0 in 16TCR to select the counter clock source. If an external clock source is selected, set bits CKEG1 and CKEG0 in 16TCR to select the desired edge(s) of the external clock signal.
- 2. For periodic counting, set CCLR1 and CCLR0 in 16TCR to have 16TCNT cleared at GRA compare match or GRB compare match.
- 3. Set TIOR to select the output compare function of GRA or GRB, whichever was selected in step 2.
- 4. Write the count period in GRA or GRB, whichever was selected in step 2.
- 5. Set the STR bit to 1 in TSTR to start the timer counter.
- Free-running and periodic counter operation

A reset leaves the counters (16TCNTs) in 16-bit timer channels 0 to 2 all set as free-running counters. A free-running counter starts counting up when the corresponding bit in TSTR is set to 1. When the count overflows from H'FFFF to H'0000, the OVF flag is set to 1 in TISRC. After the overflow, the counter continues counting up from H'0000. Figure 8.13 illustrates free-running counting.





When a channel is set to have its counter cleared by compare match, in that channel 16TCNT operates as a periodic counter. Select the output compare function of GRA or GRB, set bit CCLR1 or CCLR0 in 16TCR to have the counter cleared by compare match, and set the count period in GRA or GRB. After these settings, the counter starts counting up as a periodic counter when the corresponding bit is set to 1 in TSTR. When the counter matches GRA or GRB, the IMFA or IMFB flag is set to 1 in TISRA/TISRB and the counter is cleared to H'0000. If the corresponding IMIEA or IMIEB bit is set to 1 in TISRA/TISRB, a CPU interrupt is requested at this time. After the compare match, 16TCNT continues counting up from H'0000. Figure 8.14 illustrates periodic counting.




Figure 8.14 Periodic Counter Operation

- 16TCNT count timing
  - Internal clock source

Bits TPSC2 to TPSC0 in 16TCR select the system clock ( $\phi$ ) or one of three internal clock sources obtained by prescaling the system clock ( $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ).

Figure 8.15 shows the timing.




Figure 8.15 Count Timing for Internal Clock Sources

- External clock source

The external clock pin (TCLKA to TCLKD) can be selected by bits TPSC2 to TPSC0 in 16TCR, and the detected edge by bits CKEG1 and CKEG0. The rising edge, falling edge, or both edges can be selected.

The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be counted correctly.

Figure 8.16 shows the timing when both edges are detected.




Figure 8.16 Count Timing for External Clock Sources (when Both Edges are Detected)

**Waveform Output by Compare Match:** In 16-bit timer channels 0, 1 compare match A or B can cause the output at the TIOCA or TIOCB pin to go to 0, go to 1, or toggle. In channel 2 the output can only go to 0 or go to 1.

• Sample setup procedure for waveform output by compare match

Figure 8.17 shows an example of the setup procedure for waveform output by compare match.




Figure 8.17 Setup Procedure for Waveform Output by Compare Match (Example)

• Examples of waveform output

Figure 8.18 shows examples of 0 and 1 output. 16TCNT operates as a free-running counter, 0 output is selected for compare match A, and 1 output is selected for compare match B. When the pin is already at the selected output level, the pin level does not change.




Figure 8.18 0 and 1 Output (TOA = 1, TOB = 0)

Figure 8.19 shows examples of toggle output. 16TCNT operates as a periodic counter, cleared by compare match B. Toggle output is selected for both compare match A and B.




Figure 8.19 Toggle Output (TOA = 1, TOB = 0)

• Output compare output timing

The compare match signal is generated in the last state in which 16TCNT and the general register match (when 16TCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TIOR is output at the output compare pin (TIOCA or TIOCB). When 16TCNT matches a general register, the compare match signal is not generated until the next counter clock pulse.

Figure 8.20 shows the output compare timing.

φ				
16TCNT input clock				
16TCNT	Ν	χ	N + 1	
GR	Ν			
Compare match signal				
TIOCA, TIOCB		X		

Figure 8.20 Output Compare Output Timing

**Input Capture Function:** The 16TCNT value can be transferred to a general register when an input edge is detected at an input capture input/output compare pin (TIOCA or TIOCB). Rising-edge, falling-edge, or both-edge detection can be selected. The input capture function can be used to measure pulse width or period.



• Sample setup procedure for input capture Figure 8.21 shows a sample procedure for setting up input capture.





Figure 8.21 Setup Procedure for Input Capture (Example)

• Examples of input capture

Figure 8.22 illustrates input capture when the falling edge of TIOCB and both edges of TIOCA are selected as capture edges. 16TCNT is cleared by input capture into GRB.





• Input capture signal timing

Input capture on the rising edge, falling edge, or both edges can be selected by settings in TIOR. Figure 8.23 shows the timing when the rising edge is selected. The pulse width of the input capture signal must be at least 1.5 system clocks for single-edge capture, and 2.5 system clocks for capture of both edges.

φ					
Input-capture input					
Input capture signal	 				
16TCNT			Ν		
GRA, GRB				N	


Figure 8.23 Input Capture Signal Timing

#### 8.4.3 Synchronization

The synchronization function enables two or more timer counters to be synchronized by writing the same data to them simultaneously (synchronous preset). With appropriate 16TCR settings, two or more timer counters can also be cleared simultaneously (synchronous clear). Synchronization enables additional general registers to be associated with a single time base. Synchronization can be selected for all channels (0 to 2).



**Sample Setup Procedure for Synchronization:** Figure 8.24 shows a sample procedure for setting up synchronization.



- 3. Set the CCLR1 or CCLR0 bit in 16TCR to have the counter cleared by compare match or input capture.
- 4. Set the CCLR1 and CCLR0 bits in 16TCR to have the counter cleared synchronously.
- 5. Set the STR bits in TSTR to 1 to start the synchronized counters.

#### Figure 8.24 Setup Procedure for Synchronization (Example)

**Example of Synchronization:** Figure 8.25 shows an example of synchronization. Channels 0, 1, and 2 are synchronized, and are set to operate in PWM mode. Channel 0 is set for counter clearing by compare match with GRB0. Channels 1 and 2 are set for synchronous counter clearing. The timer counters in channels 0, 1, and 2 are synchronously preset, and are synchronously cleared by compare match with GRB0. A three-phase PWM waveform is output from pins TIOCA<sub>0</sub>, TIOCA<sub>1</sub>, and TIOCA<sub>2</sub>. For further information on PWM mode, see section 8.4.4, PWM Mode.




Figure 8.25 Synchronization (Example)

### 8.4.4 PWM Mode

In PWM mode GRA and GRB are paired and a PWM waveform is output from the TIOCA pin. GRA specifies the time at which the PWM output changes to 1. GRB specifies the time at which the PWM output changes to 0. If either GRA or GRB compare match is selected as the counter clear source, a PWM waveform with a duty cycle from 0% to 100% is output at the TIOCA pin. PWM mode can be selected in all channels (0 to 2).

Table 8.4 summarizes the PWM output pins and corresponding registers. If the same value is set in GRA and GRB, the output does not change when compare match occurs.

Channel	Output Pin	1 Output	0 Output
0	TIOCA0	GRA0	GRB0
1	TIOCA <sub>1</sub>	GRA1	GRB1
2	TIOCA <sub>2</sub>	GRA2	GRB2

#### Table 8.4 PWM Output Pins and Registers

**Sample Setup Procedure for PWM Mode:** Figure 8.26 shows a sample procedure for setting up PWM mode.




Figure 8.26 Setup Procedure for PWM Mode (Example)

**Examples of PWM Mode:** Figure 8.27 shows examples of operation in PWM mode. In PWM mode TIOCA becomes an output pin. The output goes to 1 at compare match with GRA, and to 0 at compare match with GRB.

In the examples shown, 16TCNT is cleared by compare match with GRA or GRB. Synchronized operation and free-running counting are also possible.





Figure 8.27 PWM Mode (Example 1)

Figure 8.28 shows examples of the output of PWM waveforms with duty cycles of 0% and 100%. If the counter is cleared by compare match with GRB, and GRA is set to a higher value than GRB, the duty cycle is 0%. If the counter is cleared by compare match with GRA, and GRB is set to a higher value than GRA, the duty cycle is 100%.





### 8.4.5 Phase Counting Mode

In phase counting mode the phase difference between two external clock inputs (at the TCLKA and TCLKB pins) is detected, and 16TCNT2 counts up or down accordingly.

In phase counting mode, the TCLKA and TCLKB pins automatically function as external clock input pins and 16TCNT2 becomes an up/down-counter, regardless of the settings of bits TPSC2 to TPSC0, CKEG1, and CKEG0 in 16TCR2. Settings of bits CCLR1, CCLR0 in 16TCR2, and settings in TIOR2, TISRA, TISRB, TISRC, setting of STR2 bit in TSTR, GRA2, and GRB2 are valid. The input capture and output compare functions can be used, and interrupts can be generated.

Phase counting is available only in channel 2.

**Sample Setup Procedure for Phase Counting Mode:** Figure 8.29 shows a sample procedure for setting up phase counting mode.




Figure 8.29 Setup Procedure for Phase Counting Mode (Example)



**Example of Phase Counting Mode:** Figure 8.30 shows an example of operations in phase counting mode. Table 8.5 lists the up-counting and down-counting conditions for 16TCNT2.

In phase counting mode both the rising and falling edges of TCLKA and TCLKB are counted. The phase difference between TCLKA and TCLKB must be at least 1.5 states, the phase overlap must also be at least 1.5 states, and the pulse width must be at least 2.5 states.




Figure 8.30 Operation in Phase Counting Mode (Example)

### Table 8.5Up/Down Counting Conditions

<b>Counting Direction</b>	Up-Co	unting			Down-C	ounting		
TCLKB pin	Ţ	High	ľ	Low	High	ľ	Low	Ţ
TCLKA pin	Low	Ā	High	ľ	Ţ	Low	Ţ	High




Figure 8.31 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

### 8.4.6 16-Bit Timer Output Timing

The initial value of 16-bit timer output when a timer count operation begins can be specified arbitrarily by making a setting in TOLR.

Figure 8.32 shows the timing for setting the initial value with TOLR.

Only write to TOLR when the corresponding bit in TSTR is cleared to 0.




Figure 8.32 Timing for Setting 16-Bit Timer Output Level by Writing to TOLR



## 8.5 Interrupts

The 16-bit timer has two types of interrupts: input capture/compare match interrupts, and overflow interrupts.

### 8.5.1 Setting of Status Flags

**Timing of Setting of IMFA and IMFB at Compare Match:** IMFA and IMFB are set to 1 by a compare match signal generated when 16TCNT matches a general register (GR). The compare match signal is generated in the last state in which the values match (when 16TCNT is updated from the matching count to the next count). Therefore, when 16TCNT matches a general register, the compare match signal is not generated until the next 16TCNT clock input. Figure 8.33 shows the timing of the setting of IMFA and IMFB.




Figure 8.33 Timing of Setting of IMFA and IMFB by Compare Match

**Timing of Setting of IMFA and IMFB by Input Capture:** IMFA and IMFB are set to 1 by an input capture signal. The 16TCNT contents are simultaneously transferred to the corresponding general register. Figure 8.34 shows the timing.

φ		
Input captur signal	'e	
IMF		
16TCNT	N	
GR	N	
IMI		

Figure 8.34 Timing of Setting of IMFA and IMFB by Input Capture



**Timing of Setting of Overflow Flag (OVF):** OVF is set to 1 when 16TCNT overflows from H'FFFF to H'0000 or underflows from H'0000 to H'FFFF. Figure 8.35 shows the timing.





Figure 8.35 Timing of Setting of OVF

### 8.5.2 Timing of Clearing of Status Flags

If the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 8.36 shows the timing.





### 8.5.3 Interrupt Sources

Each 16-bit timer channel can generate a compare match/input capture A interrupt, a compare match/input capture B interrupt, and an overflow interrupt. In total there are nine interrupt sources of three kinds, all independently vectored. An interrupt is requested when the interrupt request flag are set to 1.

The priority order of the channels can be modified in interrupt priority registers A (IPRA). For details see section 5, Interrupt Controller.

Table 8.6 lists the interrupt sources.

Channel	Interrupt Source	Description	Priority*
0	IMIA0 IMIB0	Compare match/input capture A0	High
	OVI0	Compare match/input capture B0 Overflow 0	Ī
1	IMIA1	Compare match/input capture A1	
	IMIB1	Compare match/input capture B1	
	OVI1	Overflow 1	
2	IMIA2	Compare match/input capture A2	
	IMIB2	Compare match/input capture B2	$\checkmark$
	OVI2	Overflow 2	Low

 Table 8.6
 16-bit timer Interrupt Sources

Note: \* The priority immediately after a reset is indicated. Inter-channel priorities can be changed by settings in IPRA.



## 8.6 Usage Notes

This section describes contention and other matters requiring special attention during 16-bit timer operations.

**Contention between 16TCNT Write and Clear:** If a counter clear signal occurs in the  $T_3$  state of a 16TCNT write cycle, clearing of the counter takes priority and the write is not performed. See figure 8.37.




Figure 8.37 Contention between 16TCNT Write and Clear

**Contention between 16TCNT Word Write and Increment:** If an increment pulse occurs in the  $T_3$  state of a 16TCNT word write cycle, writing takes priority and 16TCNT is not incremented. Figure 8.38 shows the timing in this case.




Figure 8.38 Contention between 16TCNT Word Write and Increment



**Contention between 16TCNT Byte Write and Increment:** If an increment pulse occurs in the  $T_2$  or  $T_3$  state of a 16TCNT byte write cycle, writing takes priority and 16TCNT is not incremented. The byte data for which a write was not performed is not incremented, and retains its pre-write value. See figure 8.39, which shows an increment pulse occurring in the  $T_2$  state of a byte write to 16TCNTH.




Figure 8.39 Contention between 16TCNT Byte Write and Increment

**Contention between General Register Write and Compare Match:** If a compare match occurs in the  $T_3$  state of a general register write cycle, writing takes priority and the compare match signal is inhibited. See figure 8.40.




Figure 8.40 Contention between General Register Write and Compare Match



**Contention between 16TCNT Write and Overflow or Underflow:** If an overflow occurs in the  $T_3$  state of a 16TCNT write cycle, writing takes priority and the counter is not incremented. OVF is set to 1.The same holds for underflow. See figure 8.41.




Figure 8.41 Contention between 16TCNT Write and Overflow

**Contention between General Register Read and Input Capture:** If an input capture signal occurs during the  $T_3$  state of a general register read cycle, the value before input capture is read. See figure 8.42.




Figure 8.42 Contention between General Register Read and Input Capture



**Contention between Counter Clearing by Input Capture and Counter Increment:** If an input capture signal and counter increment signal occur simultaneously, the counter is cleared according to the input capture signal. The counter is not incremented by the increment signal. The value before the counter is cleared is transferred to the general register. See figure 8.43.




Figure 8.43 Contention between Counter Clearing by Input Capture and Counter Increment



**Contention between General Register Write and Input Capture:** If an input capture signal occurs in the T<sub>3</sub> state of a general register write cycle, input capture takes priority and the write to the general register is not performed. See figure 8.44.




Figure 8.44 Contention between General Register Write and Input Capture



**Note on Waveform Period Setting:** When a counter is cleared by compare match, the counter is cleared in the last state at which the 16TCNT value matches the general register value, at the time when this value would normally be updated to the next count. The actual counter frequency is therefore given by the following formula:


$$f = \frac{\phi}{(N+1)}$$

(f: counter frequency. \$\$\phi\$: system clock frequency. N: value set in general register.)

**Note on Writes in Synchronized Operation:** When channels are synchronized, if a 16TCNT value is modified by byte write access, all 16 bits of all synchronized counters assume the same value as the counter that was addressed.

(Example) When channels 1 and 2 are synchronized

• Byte write to channel 1 or byte write to channel 2



# Renesas

### **16-bit timer Operating Modes**

### Table 8.7 (a) 16-bit timer Operating Modes (Channel 0)

		Register Settings							
		TSNC		TMD	R	TIC	DR0	16TCR0	
Operatir	ng Mode	Synchro- nization	MDF	FDIR	PWM	ΙΟΑ	ЮВ	Clear Select	Clock Select
Synchro	nous preset	SYNC0 = 1	_		0	0	0	0	0
PWM mo	ode	0	_		PWM0 = 1	_	0*	0	0
Output c	ompare A	0	_	_	PWM0 = 0	IOA2 = 0 Other bits unrestricted	0	0	0
Output c	compare B	0	_	_	0	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	pture A	0	_	_	PWM0 = 0	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	pture B	0	_	_	PWM0 = 0	0	IOB2 = 1 Other bits unrestricted	0	0
Counter clearing	By compare match/input capture A	0	_	_	0	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	_	_	0	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC0 = 1	_	_	0	0	0	CCLR1 = 1 CCLR0 = 1	0

Legend:  $\odot$  Setting available (valid). — Setting does not affect this mode.

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.



		Register Settings								
		TSNC		TMD	R	TIC	DR1	16TCR1		
Operatir	ng Mode	Synchro- nization	MDF	FDIR	PWM	IOA	ЮВ	Clear Select	Clock Select	
Synchro	nous preset	SYNC1 = 1	_	_	0	0	0	0	0	
PWM mo	ode	0	_	_	PWM1 = 1	_	0*	0	0	
Output c	ompare A	0	_	_	PWM1 = 0	IOA2 = 0 Other bits unrestricted	0	0	0	
Output c	ompare B	0	_	_	0	0	IOB2 = 0 Other bits unrestricted	0	0	
Input cap	oture A	0	—	_	PWM1 = 0	IOA2 = 1 Other bits unrestricted	0	0	0	
Input cap	oture B	0	_	_	PWM1 = 0	0	IOB2 = 1 Other bits unrestricted	0	0	
Counter clearing	By compare match/input capture A	0	_	_	0	0	0	CCLR1 = 0 CCLR0 = 1	0	
	By compare match/input capture B	0	_	_	0	0	0	CCLR1 = 1 CCLR0 = 0	0	
	Syn- chronous clear	SYNC1 = 1	_	_	0	0	0	CCLR1 = 1 CCLR0 = 1	0	

### Table 8.7 (b) 16-bit timer Operating Modes (Channel 1)

Legend: O Setting available (valid). — Setting does not affect this mode.

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.

					Regis	ter Settings			
		TSNC	TMDR			TIC	DR2	16TC	R2
Operatir	ng Mode	Synchro- nization	MDF	FDIR	PWM	IOA	ЮВ	Clear Select	Clock Select
Synchro	nous preset	SYNC2 = 1	0	_	0	0	0	0	0
PWM mo	ode	0	0	_	PWM2 = 1	_	0*	0	0
Output c	ompare A	0	0	—	PWM2 = 0	IOA2 = 0 Other bits unrestricted	0	0	0
Output c	ompare B	0	0	—	0	0	IOB2 = 0 Other bits unrestricted	0	0
Input cap	oture A	0	0	—	PWM2 = 0	IOA2 = 1 Other bits unrestricted	0	0	0
Input cap	oture B	0	0	—	PWM2 = 0	0	IOB2 = 1 Other bits unrestricted	0	0
Counter clearing	By compare match/input capture A	0	0	—	0	0	0	CCLR1 = 0 CCLR0 = 1	0
	By compare match/input capture B	0	0	—	0	0	0	CCLR1 = 1 CCLR0 = 0	0
	Syn- chronous clear	SYNC2 = 1	0	—	0	0	0	CCLR1 = 1 CCLR0 = 1	0
Phase co mode	ounting	0	MDF = 1	0	0	0	0	0	—

Legend:  $\odot$  Setting available (valid). — Setting does not affect this mode.

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare match signal is inhibited.



# Section 9 8-Bit Timers

# 9.1 Overview

The H8/3024 Group has a built-in 8-bit timer module with four channels (TMR0, TMR1, TMR2, and TMR3), based on 8-bit counters. Each channel has an 8-bit timer counter (8TCNT) and two 8-bit time constant registers (TCORA and TCORB) that are constantly compared with the 8TCNT value to detect compare match events. The timers can be used as multifunctional timers in a variety of applications, including the generation of a rectangular-wave output with an arbitrary duty cycle.

### 9.1.1 Features

The features of the 8-bit timer module are listed below.

• Selection of four clock sources

The counters can be driven by one of three internal clock signals ( $\phi/8$ ,  $\phi/64$ , or  $\phi/8192$ ) or an external clock input (enabling use as an external event counter).

- Selection of three ways to clear the counters The counters can be cleared on compare match A or B, or input capture B.
- Timer output controlled by two compare match signals

The timer output signal in each channel is controlled by two independent compare match signals, enabling the timer to generate output waveforms with an arbitrary duty cycle or PWM output.

- A/D converter can be activated by a compare match
- Two channels can be cascaded
  - Channels 0 and 1 can be operated as the upper and lower halves of a 16-bit timer (16-bit count mode).
  - Channels 2 and 3 can be operated as the upper and lower halves of a 16-bit timer (16-bit count mode).
  - Channel 1 can count channel 0 compare match events (compare match count mode).
  - Channel 3 can count channel 2 compare match events (compare match count mode).
- Input capture function can be set

8-bit or 16-bit input capture operation is available.

• Twelve interrupt sources

There are twelve interrupt sources: four compare match sources, four compare match/input capture sources, four overflow sources.

Two of the compare match sources and two of the combined compare match/input capture sources each have an independent interrupt vector. The remaining compare match interrupts, combined compare match/input capture interrupts, and overflow interrupts have one interrupt vector for two sources.



### 9.1.2 Block Diagram

The 8-bit timers are divided into two groups of two channels each: group 0 comprising channels 0 and 1, and group 1 comprising channels 2 and 3. Figure 9.1 shows a block diagram of 8-bit timer group 0.




Figure 9.1 Block Diagram of 8-Bit Timer Unit (Two Channels: Group 0)

## 9.1.3 Pin Configuration

Table 9.1 summarizes the input/output pins of the 8-bit timer module.

Group	Channel	Name	Abbreviation	I/O	Function
0	0	Timer output	TMO <sub>0</sub>	Output	Compare match output
		Timer clock input	TCLKC	Input	Counter external clock input
	1	Timer input/output	TMIO <sub>1</sub>	I/O	Compare match output/input capture input
		Timer clock input	TCLKA	Input	Counter external clock input
1	2	Timer output	TMO <sub>2</sub>	Output	Compare match output
		Timer clock input	TCLKD	Input	Counter external clock input
	3	Timer input/output	TMIO <sub>3</sub>	I/O	Compare match output/input capture input
		Timer clock input	TCLKB	Input	Counter external clock input

## Table 9.18-Bit Timer Pins



### 9.1.4 Register Configuration

Table 9.2 summarizes the registers of the 8-bit timer module.

Channel	Address*1	Name	Abbreviation	R/W	Initial value
0	H'FFF80	Timer control register 0	8TCR0	R/W	H'00
	H'FFF82	Timer control/status register 0	8TCSR0	R/(W)*2	H'00
	H'FFF84	Time constant register A0	TCORA0	R/W	H'FF
	H'FFF86	Time constant register B0	TCORB0	R/W	H'FF
	H'FFF88	Timer counter 0	8TCNT0	R/W	H'00
1	H'FFF81	Timer control register 1	8TCR1	R/W	H'00
	H'FFF83	Timer control/status register 1	8TCSR1	R/(W)*2	H'00
	H'FFF85	Time constant register A1	TCORA1	R/W	H'FF
	H'FFF87	Time constant register B1	TCORB1	R/W	H'FF
	H'FFF89	Timer counter 1	8TCNT1	R/W	H'00
2	H'FFF90	Timer control register 2	8TCR2	R/W	H'00
	H'FFF92	Timer control/status register 2	8TCSR2	R/(W)*2	H'10
	H'FFF94	Time constant register A2	TCORA2	R/W	H'FF
	H'FFF96	Time constant register B2	TCORB2	R/W	H'FF
	H'FFF98	Timer counter 2	8TCNT2	R/W	H'00
3	H'FFF91	Timer control register 3	8TCR3	R/W	H'00
	H'FFF93	Timer control/status register 3	8TCSR3	R/(W)*2	H'00
	H'FFF95	Time constant register A3	TCORA3	R/W	H'FF
	H'FFF97	Time constant register B3	TCORB3	R/W	H'FF
	H'FFF99	Timer counter 3	8TCNT3	R/W	H'00

### Table 9.28-Bit Timer Registers

Notes: 1. Indicates the lower 20 bits of the address in advanced mode.

2. Only 0 can be written to bits 7 to 5, to clear these flags.


Each pair of registers for channel 0 and channel 1 comprises a 16-bit register with the channel 0 register as the upper 8 bits and the channel 1 register as the lower 8 bits, so they can be accessed together by word access.

Similarly, each pair of registers for channel 2 and channel 3 comprises a 16-bit register with the channel 2 register as the upper 8 bits and the channel 3 register as the lower 8 bits, so they can be accessed together by word access.

Section 9 8-Bit Timers

## 9.2 **Register Descriptions**

### 9.2.1 Timer Counters (8TCNT)



The timer counters (8TCNT) are 8-bit readable/writable up-counters that increment on pulses generated from an internal or external clock source. The clock source is selected by clock select bits 2 to 0 (CKS2 to CKS0) in the timer control register (8TCR). The CPU can always read or write to the timer counters.

The 8TCNT0 and 8TCNT1 pair, and the 8TCNT2 and 8TCNT3 pair, can each be accessed as a 16-bit register by word access.


8TCNT can be cleared by an input capture signal or compare match signal. Counter clear bits 1 and 0 (CCLR1 and CCLR0) in 8TCR select the method of clearing.

When 8TCNT overflows from H'FF to H'00, the overflow flag (OVF) in the timer control/status register (8TCSR) is set to 1.

Each 8TCNT is initialized to H'00 by a reset and in standby mode.



### 9.2.2 Time Constant Registers A (TCORA)



TCORA0 to TCORA3 are 8-bit readable/writable registers.

The TCORA0 and TCORA1 pair, and the TCORA2 and TCORA3 pair, can each be accessed as a 16-bit register by word access.


The TCORA value is constantly compared with the 8TCNT value. When a match is detected, the corresponding compare match flag A (CMFA) is set to 1 in 8TCSR.

The timer output can be freely controlled by these compare match signals and the settings of output select bits 1 and 0 (OS1, OS0) in 8TCSR.

Each TCORA register is initialized to H'FF by a reset and in standby mode.

## Renesas





TCORB0 to TCORB3 are 8-bit readable/writable registers. The TCORB0 and TCORB1 pair, and the TCORB2 and TCORB3 pair, can each be accessed as a 16-bit register by word access.

The TCORB value is constantly compared with the 8TCNT value. When a match is detected, the corresponding compare match flag B (CMFB) is set to 1 in 8TCSR<sup>\*</sup>.

The timer output can be freely controlled by these compare match signals and the settings of output/input capture edge select bits 3 and 2 (OIS3, OIS2) in 8TCSR.

When TCORB is used for input capture, it stores the 8TCNT value on detection of an external input capture signal. At this time, the CMFB flag is set to 1 in the corresponding 8TCSR register. The detected edge of the input capture signal is set in 8TCSR.

Each TCORB register is initialized to H'FF by a reset and in standby mode.

Note: \* When channel 1 and channel 3 are designated for TCORB input capture, the CMFB flag is not set by a channel 0 or channel 2 compare match B.



### 9.2.4 Timer Control Register (8TCR)

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

8TCR is an 8-bit readable/writable register that selects the 8TCNT input clock, gives the 8TCNT clearing specification, and enables interrupt requests.

8TCR is initialized to H'00 by a reset and in standby mode.

For the timing, see section 9.4, Operation.

**Bit 7—Compare Match Interrupt Enable B (CMIEB):** Enables or disables the CMIB interrupt request when the CMFB flag is set to 1 in 8TCSR.

Bit 7 CMIEB	Description	
0	CMIB interrupt requested by CMFB is disabled	(Initial value)
1	CMIB interrupt requested by CMFB is enabled	

**Bit 6—Compare Match Interrupt Enable A (CMIEA):** Enables or disables the CMIA interrupt request when the CMFA flag is set to 1 in 8TCSR.

Bit 6 CMIEA	Description	
0	CMIA interrupt requested by CMFA is disabled	(Initial value)
1	CMIA interrupt requested by CMFA is enabled	

**Bit 5—Timer Overflow Interrupt Enable (OVIE):** Enables or disables the OVI interrupt request when the OVF flag is set to 1 in 8TCSR.

Bit 5

OVIE	Description	
0	OVI interrupt requested by OVF is disabled	(Initial value)
1	OVI interrupt requested by OVF is enabled	

**Bits 4 and 3—Counter Clear 1 and 0 (CCLR1, CCLR0):** These bits specify the 8TCNT clearing source. Compare match A or B, or input capture B, can be selected as the clearing source.

Bit 4 CCLR1	Bit 3 CCLR0	Description	
0	0	Clearing is disabled	(Initial value)
	1	Cleared by compare match A	
1	0	Cleared by compare match B/input capture B	
	1	Cleared by input capture B	

Note: When input capture B is set as the 8TCNT1 and 8TCNT3 counter clear source, 8TCNT0 and 8TCNT2 are not cleared by compare match B.

**Bits 2 to 0—Clock Select 2 to 0 (CSK2 to CSK0):** These bits select whether the clock input to 8TCNT is an internal or external clock.

Three internal clocks can be selected, all divided from the system clock ( $\phi$ ):  $\phi/8$ ,  $\phi/64$ , and  $\phi/8192$ . The rising edge of the selected internal clock triggers the count.

When use of an external clock is selected, three types of count can be selected: at the rising edge, the falling edge, and both rising and falling edges.

When CKS2, CKS1, CKS0 = 1, 0, 0, channels 0 and 1 and channels 2 and 3 are cascaded.

The incrementing clock source is different when 8TCR0 and 8TCR2 are set, and when 8TCR1 and 8TCR3 are set.



0 0 	-	0 1 0 1 0	Clock input disabled(Initial value)Internal clock, counted on falling edge of φ/8Internal clock, counted on falling edge of φ/64Internal clock, counted on falling edge of φ/8192
	-	0	Internal clock, counted on falling edge of $\phi/64$
	-	1	
1 0		-	Internal clock, counted on falling edge of $\phi/8192$
1 0		0	
		U	Channel 0 (16-bit count mode): Count on 8TCNT1 overflow signal <sup>*1</sup>
			Channel 1 (compare match count mode): Count on 8TCNT0 compare match A <sup>*1</sup>
			Channel 2 (16-bit count mode): Count on 8TCNT3 overflow signal <sup>*2</sup>
			Channel 3 (compare match count mode): Count on 8TCNT2 compare match $A^{*2}$
	-	1	External clock, counted on rising edge
1		0	External clock, counted on falling edge
	-	1	External clock, counted on both rising and falling edges

 If the clock input of channel 0 is the 8TCNT1 overflow signal and that of channel 1 is the 8TCNT0 compare match signal, no incrementing clock is generated. Do not use this setting.

2. If the clock input of channel 2 is the 8TCNT3 overflow signal and that of channel 3 is the 8TCNT2 compare match signal, no incrementing clock is generated. Do not use this setting.

# Renesas

### 9.2.5 Timer Control/Status Registers (8TCSR)

8TCSR0								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	ADTE	OIS3	OIS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W
8TCSR2								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	—	OIS3	OIS2	OS1	OS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	_	R/W	R/W	R/W	R/W
8TCSR1, 8TCSR3								
Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

The timer control/status registers 8TCSR are 8-bit registers that indicate compare match/input capture and overflow statuses, and control compare match output/input capture edge selection.

8TCSR2 is initialized to H'10, and 8TCSR0, 8TCSR1, and 8TCSR3 to H'00, by a reset and in standby mode.



Bit 7—Compare Match/Input Capture Flag B (CMFB): Status flag that indicates the occurrence of a TCORB compare match or input capture.

Bit 7	
CMFB	Description
0	[Clearing condition] (Initial value)
	Read CMFB when CMFB = 1, then write 0 in CMFB
1	[Setting conditions]
	<ul> <li>8TCNT = TCORB*</li> </ul>
	• The 8TCNT value is transferred to TCORB by an input capture signal when
	TCORB functions as an input capture register
Nata: *\//har	bit ICE is part to 4 in OTOCOD4 and OTOCOD2, the CMED flag is not part when OTONTO

Note: \*When bit ICE is set to 1 in 8TCSR1 and 8TCSR3, the CMFB flag is not set when 8TCNT0 = TCORB0 or 8TCNT2 = TCORB2.

Bit 6—Compare Match Flag A (CMFA): Status flag that indicates the occurrence of a TCORA compare match.

Bit 6 CMFA	Description	
0	[Clearing condition] Read CMFA when CMFA = 1, then write 0 in CMFA	(Initial value)
1	[Setting condition] 8TCNT = TCORA	

**Bit 5—Timer Overflow Flag (OVF):** Status flag that indicates that the 8TCNT has overflowed from H'FF to H'00.

### Bit 5

OVF	Description	
0	[Clearing condition] Read OVF when OVF = 1, then write 0 in OVF	(Initial value)
1	[Setting condition] 8TCNT overflows from H'FF to H'00	

**Bit 4—A/D Trigger Enable (ADTE) (In 8TCSR0):** In combination with TRGE in the A/D control register (ADCR), enables or disables A/D converter start requests by compare match A or an external trigger.

TRGE*	Bit 4 ADTE	Description	
0	0	A/D converter start requests by compare match A or external trigger pin (ADTRG) input are disabled (Initial value)	
	1	A/D converter start requests by compare match A or external trigger pin (ADTRG) input are disabled	
1	0	A/D converter start requests by external trigger pin (ADTRG) input are enabled, and A/D converter start requests by compare match A are disa	
	1	A/D converter start requests by compare match A are enabled, and A/D converter start requests by external trigger pin (ADTRG) input are disabled	

Note: \* TRGE is bit 7 of the A/D control register (ADCR).

Bit 4—Reserved (In 8TCSR1): This bit is a reserved bit, but can be read and written.

**Bit 4—Input Capture Enable (ICE) (In 8TCSR1 and 8TCSR3):** Selects the function of TCORB1 and TCORB3.

Bit 4 ICE	Description	
0	TCORB1 and TCORB3 are compare match registers	(Initial value)
1	TCORB1 and TCORB3 are input capture registers	

When bit ICE is set to 1 in 8TCSR1 or 8TCSR3, the operation of the TCORA and TCORB registers in channels 0 to 3 is as shown in the tables below.



Register	Register Function	Status Flag Change	Timer Output Capture Input	Interrupt Request
TCORA0	Compare match operation	CMFA changed from 0 to 1 in 8TCSR0 by compare match	TMO <sub>0</sub> output controllable	CMIA0 interrupt request generated by compare match
TCORB0	Compare match operation	CMFB not changed from 0 to 1 in 8TCSR0 by compare match	No output from $TMO_0$	CMIB0 interrupt request not generated by compare match
TCORA1	Compare match operation	CMFA changed from 0 to 1 in 8TCSR1 by compare match	TMIO <sub>1</sub> is dedicated input capture pin	CMIA1 interrupt request generated by compare match
TCORB1	Input capture operation	CMFB changed from 0 to 1 in 8TCSR1 by input capture	TMIO <sub>1</sub> is dedicated input capture pin	CMIB1 interrupt request generated by input capture

#### Table 9.3 Operation of Channels 0 and 1 when Bit ICE is Set to 1 in 8TCSR1 Register

Table 9.4         Operation of Channels 2 and 3 when Bit ICE is Set to 1 in 8TCSR3 Register
---

Register	Register Function	Status Flag Change	Timer Output Capture Input	Interrupt Request
TCORA2	Compare match operation	CMFA changed from 0 to 1 in 8TCSR2 by compare match	TMO <sub>2</sub> output controllable	CMIA2 interrupt request generated by compare match
TCORB2	Compare match operation	CMFB not changed from 0 to 1 in 8TCSR2 by compare match	No output from TMO <sub>2</sub>	CMIB2 interrupt request not generated by compare match
TCORA3	Compare match operation	CMFA changed from 0 to 1 in 8TCSR3 by compare match	TMIO <sub>3</sub> is dedicated input capture pin	CMIA3 interrupt request generated by compare match
TCORB3	Input capture operation	CMFB changed from 0 to 1 in 8TCSR3 by input capture	TMIO <sub>3</sub> is dedicated input capture pin	CMIB3 interrupt request generated by input capture

**Bits 3 and 2—Output/Input Capture Edge Select B3 and B2 (OIS3, OIS2):** In combination with the ICE bit in 8TCSR1 (8TCSR3), these bits select the compare match B output level or the input capture input detected edge.

The function of TCORB1 (TCORB3) depends on the setting of bit 4 of 8TCSR1 (8TCSR3).

ICE Bit in 8TCSR1 (8TCSR3)	Bit 3 OIS3	Bit 2 OIS2	Description
0	0	0	No change when compare match B occurs (Initial value)
		1	0 is output when compare match B occurs
	1	0	1 is output when compare match B occurs
		1	Output is inverted when compare match B occurs (toggle output)
1	0	0	TCORB input capture on rising edge
		1	TCORB input capture on falling edge
	1	0	TCORB input capture on both rising and falling edges
		1	_

- When the compare match register function is used, the timer output priority order is: toggle output > 1 output > 0 output.
- If compare match A and B occur simultaneously, the output changes in accordance with the higher-priority compare match.
- When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.

Bits 1 and 0—Output Select A1 and A0 (OS1, OS0): These bits select the compare match A output level.

Bit 1 OS1	Bit 0 OS0	Description	
0	0	No change when compare match A occurs	(Initial value)
	1	0 is output when compare match A occurs	
1	0	1 is output when compare match A occurs	
	1	Output is inverted when compare match A occurs (toggle output	t)

- When the compare match register function is used, the timer output priority order is: toggle output > 1 output > 0 output.
- If compare match A and B occur simultaneously, the output changes in accordance with the higher-priority compare match.
- When bits OIS3, OIS2, OS1, and OS0 are all cleared to 0, timer output is disabled.



## 9.3 CPU Interface

#### 9.3.1 8-Bit Registers

8TCNT, TCORA, TCORB, 8TCR, and 8TCSR are 8-bit registers. These registers are connected to the CPU by an internal 16-bit data bus and can be read and written a word at a time or a byte at a time.

Figures 9.2 and 9.3 show the operation in word read and write accesses to 8TCNT.

Figures 9.4 to 9.7 show the operation in byte read and write accesses to 8TCNT0 and 8TCNT1.




Figure 9.2 8TCNT Access Operation (CPU Writes to 8TCNT, Word)




Figure 9.3 8TCNT Access Operation (CPU Reads 8TCNT, Word)




Figure 9.4 8TCNT0 Access Operation (CPU Writes to 8TCNT0, Upper Byte)




Figure 9.5 8TCNT1 Access Operation (CPU Writes to 8TCNT1, Lower Byte)




Figure 9.6 8TCNT0 Access Operation (CPU Reads 8TCNT0, Upper Byte)





Figure 9.7 8TCNT1 Access Operation (CPU Reads 8TCNT1, Lower Byte)

## 9.4 **Operation**

#### 9.4.1 8TCNT Count Timing

8TCNT is incremented by input clock pulses (either internal or external).

**Internal Clock:** Three different internal clock signals ( $\phi/8$ ,  $\phi/64$ , or  $\phi/8192$ ) divided from the system clock ( $\phi$ ) can be selected, by setting bits CKS2 to CKS0 in 8TCR. Figure 9.8 shows the count timing.



#### Figure 9.8 Count Timing for Internal Clock Input

**External Clock:** Three incrementation methods can be selected by setting bits CKS2 to CKS0 in 8TCR: on the rising edge, the falling edge, and both rising and falling edges.

The pulse width of the external clock signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected. Shorter pulses will not be counted correctly.

Figure 9.9 shows the timing for incrementation on both edges of the external clock signal.




Figure 9.9 Count Timing for External Clock Input (Both-Edge Detection)

#### 9.4.2 Compare Match Timing

**Timer Output Timing:** When compare match A or B occurs, the timer output is as specified by the OIS3, OIS2, OS1, and OS0 bits in 8TCSR (unchanged, 0 output, 1 output, or toggle output).

Figure 9.10 shows the timing when the output is set to toggle on compare match A.




Figure 9.10 Timing of Timer Output



**Clear by Compare Match:** Depending on the setting of the CCLR1 and CCLR0 bits in 8TCR, 8TCNT can be cleared when compare match A or B occurs, Figure 9.11 shows the timing of this operation.




Figure 9.11 Timing of Clear by Compare Match

**Clear by Input Capture:** Depending on the setting of the CCLR1 and CCLR0 bits in 8TCR, 8TCNT can be cleared when input capture B occurs. Figure 9.12 shows the timing of this operation.

φ	
Input capture input	
Input capture signal	
8TCNT	N XH'00

Figure 9.12 Timing of Clear by Input Capture

#### 9.4.3 Input Capture Signal Timing

Input capture on the rising edge, falling edge, or both edges can be selected by settings in 8TCSR.

Figure 9.13 shows the timing when the rising edge is selected.

The pulse width of the input capture input signal must be at least 1.5 system clocks when a single edge is selected, and at least 2.5 system clocks when both edges are selected.

φ	
Input capture input	
Input capture signal	
8TCNT	N
TCORB	XN

Figure 9.13 Timing of Input Capture Input Signal

#### 9.4.4 Timing of Status Flag Setting

**Timing of CMFA/CMFB Flag Setting when Compare Match Occurs:** The CMFA and CMFB flags in 8TCSR are set to 1 by the compare match signal output when the TCORA or TCORB and 8TCNT values match. The compare match signal is generated in the last state of the match (when the matched 8TCNT count value is updated). Therefore, after the 8TCNT and TCORA or TCORB values match, the compare match signal is not generated until an incrementing clock pulse signal is generated. Figure 9.14 shows the timing in this case.




Figure 9.14 CMF Flag Setting Timing when Compare Match Occurs

**Timing of CMFB Flag Setting when Input Capture Occurs:** On generation of an input capture signal, the CMFB flag is set to 1 and at the same time the 8TCNT value is transferred to TCORB. Figure 9.15 shows the timing in this case.

φ	
8TCNT	N
TCORB	X N
Input capture signal	
CMFB	

Figure 9.15 CMFB Flag Setting Timing when Input Capture Occurs

**Timing of Overflow Flag (OVF) Setting:** The OVF flag in 8TCSR is set to 1 by the overflow signal generated when 8TCNT overflows (from H'FF to H'00). Figure 9.16 shows the timing in this case.

φ	
8TCNT	H'FF H'00
Overflow signal	
OVF	

Figure 9.16 Timing of OVF Setting

#### 9.4.5 Operation with Cascaded Connection

If bits CKS2 to CKS0 are set to (100) in either 8TCR0 or 8TCR1, the 8-bit timers of channels 0 and 1 are cascaded. With this configuration, the two timers can be used as a single 16-bit timer (16-bit timer mode), or channel 0 8-bit timer compare matches can be counted in channel 1 (compare match count mode). Similarly, if bits CKS2 to CKS0 are set to (100) in either 8TCR2 or 8TCR3, the 8-bit timers of channels 2 and 3 are cascaded. With this configuration, the two timers can be used as a single 16-bit timer (16-bit timer mode), or channel 2 8-bit timer compare matches can be counted in channel 3 (compare match count mode). In this case, the timer operates as below.

#### 16-Bit Count Mode

• Channels 0 and 1:

When bits CKS2 to CKS0 are set to (100) in 8TCR0, the timer functions as a single 16-bit timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

- Setting when Compare Match Occurs
  - The CMFA or CMFB flag is set to 1 in 8TCSR0 when a 16-bit compare match occurs.
  - The CMFA or CMFB flag is set to 1 in 8TCSR1 when a lower 8-bit compare match occurs.
  - TMO<sub>0</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR0 is in accordance with the 16-bit compare match conditions.
  - TMIO<sub>1</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR1 is in accordance with the lower 8-bit compare match conditions.
- Setting when Input Capture Occurs
  - The CMFB flag is set to 1 in 8TCSR0 and 8TCSR1 when the ICE bit is 1 in TCSR1 and input capture occurs.
  - TMIO<sub>1</sub> pin input capture input signal edge detection is selected by bits OIS3 and OIS2 in 8TCSR0.
- Counter Clear Specification
  - If counter clear on compare match or input capture has been selected by the CCLR1 and CCLR0 bits in 8TCR0, the 16-bit counter (both 8TCNT0 and 8TCNT1) is cleared.
  - The settings of the CCLR1 and CCLR0 bits in 8TCR1 are ignored. The lower 8 bits cannot be cleared independently.
- OVF Flag Operation
  - The OVF flag is set to 1 in 8TCSR0 when the 16-bit counter (8TCNT0 and 8TCNT1) overflows (from H'FFFF to H'0000).
  - The OVF flag is set to 1 in 8TCSR1 when the 8-bit counter (8TCNT1) overflows (from H'FF to H'00).

• Channels 2 and 3:

When bits CKS2 to CKS0 are set to (100) in 8TCR2, the timer functions as a single 16-bit timer with channel 2 occupying the upper 8 bits and channel 3 occupying the lower 8 bits.

- Setting when Compare Match Occurs
  - The CMFA or CMFB flag is set to 1 in 8TCSR2 when a 16-bit compare match occurs.
  - The CMFA or CMFB flag is set to 1 in 8TCSR3 when a lower 8-bit compare match occurs.
  - TMO<sub>2</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR2 is in accordance with the 16-bit compare match conditions.
  - TMIO<sub>3</sub> pin output control by bits OIS3, OIS2, OS1, and OS0 in 8TCSR3 is in accordance with the lower 8-bit compare match conditions.
- Setting when Input Capture Occurs
  - The CMFB flag is set to 1 in 8TCSR2 and 8TCSR3 when the ICE bit is 1 in TCSR3 and input capture occurs.
  - TMIO<sub>3</sub> pin input capture input signal edge detection is selected by bits OIS3 and OIS2 in 8TCSR2.
- Counter Clear Specification
  - If counter clear on compare match has been selected by the CCLR1 and CCLR0 bits in 8TCR2, the 16-bit counter (both 8TCNT2 and 8TCNT3) is cleared.
  - The settings of the CCLR1 and CCLR0 bits in 8TCR3 are ignored. The lower 8 bits cannot be cleared independently.
- OVF Flag Operation
  - The OVF flag is set to 1 in 8TCSR2 when the 16-bit counter (8TCNT2 and 8TCNT3) overflows (from H'FFFF to H'0000).
  - The OVF flag is set to 1 in 8TCSR3 when the 8-bit counter (8TCNT3) overflows (from H'FF to H'00).

### **Compare Match Count Mode**

• Channels 0 and 1:

When bits CKS2 to CKS0 are set to (100) in 8TCR1, 8TCNT1 counts channel 0 compare match A events.

CMF flag setting, interrupt generation, TMO pin output, counter clearing, and so on, is in accordance with the settings for each channel.

- Note: When bit ICE = 1 in 8TCSR1, the compare match register function of TCORB0 in channel 0 cannot be used.
- Channels 2 and 3:

When bits CKS2 to CKS0 are set to (100) in 8TCR3, 8TCNT3 counts channel 2 compare match A events.

CMF flag setting, interrupt generation, TMO pin output, counter clearing, and so on, is in accordance with the settings for each channel.

Note: When bit ICE = 1 in 8TCSR3, the compare match register function of TCORB2 in channel 2 cannot be used.

## Caution

Do not set 16-bit counter mode and compare match count mode simultaneously within the same group, as the 8TCNT input clock will not be generated and the counters will not operate.

## 9.4.6 Input Capture Setting

The 8TCNT value can be transferred to TCORB on detection of an input edge on the input capture/output compare pin (TMIO<sub>1</sub> or TMIO<sub>3</sub>). Rising edge, falling edge, or both edge detection can be selected. In 16-bit count mode, 16-bit input capture can be used.



#### Setting Input Capture Operation in 8-Bit Timer Mode (Normal Operation)

- Channel 1:
  - Set TCORB1 as an 8-bit input capture register with the ICE bit in 8TCSR1.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input capture signal (TMIO<sub>1</sub>) with bits OIS3 and OIS2 in 8TCSR1.
  - Select the input clock with bits CKS2 to CKS0 in 8TCR1, and start the 8TCNT count.
- Channel 3:
  - Set TCORB3 as an 8-bit input capture register with the ICE bit in 8TCSR3.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input capture signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR3.
  - Select the input clock with bits CKS2 to CKS0 in 8TCR3, and start the 8TCNT count.
- Note: When TCORB1 in channel 1 is used for input capture, TCORB0 in channel 0 cannot be used as a compare match register.Similarly, when TCORB3 in channel 3 is used for input capture, TCORB2 in channel 2 cannot be used as a compare match register.

#### Setting Input Capture Operation in 16-Bit Count Mode

- Channels 0 and 1:
  - In 16-bit count mode, TCORB0 and TCORB1 function as a 16-bit input capture register when the ICE bit is set to 1 in 8TCSR1.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input capture signal (TMIO<sub>1</sub>) with bits OIS3 and OIS2 in 8TCSR0. (In 16-bit count mode, the settings of bits OIS3 and OIS2 in 8TCSR1 are ignored.)
  - Select the input clock with bits CKS2 to CKS0 in 8TCR1, and start the 8TCNT count.
- Channels 2 and 3:
  - In 16-bit count mode, TCORB2 and TCORB3 function as a 16-bit input capture register when the ICE bit is set to 1 in 8TCSR3.
  - Select rising edge, falling edge, or both edges as the input edge(s) for the input capture signal (TMIO<sub>3</sub>) with bits OIS3 and OIS2 in 8TCSR2. (In 16-bit count mode, the settings of bits OIS3 and OIS2 in 8TCSR3 are ignored.)
  - Select the input clock with bits CKS2 to CKS0 in 8TCR3, and start the 8TCNT count.

## 9.5 Interrupt

#### 9.5.1 Interrupt Sources

The 8-bit timer unit can generate three types of interrupt: compare match A and B (CMIA and CMIB) and overflow (TOVI). Table 9.5 shows the interrupt sources and their priority order. Each interrupt source is enabled or disabled by the corresponding interrupt enable bit in 8TCR. A separate interrupt request signal is sent to the interrupt controller by each interrupt source.

Interrupt Source	Description	Priority	
CMIA	Interrupt by CMFA	High	
CMIB	Interrupt by CMFB	<b>↓</b>	
ΤΟΥΙ	Interrupt by OVF	Low	

Table 9.5	Types of 8-Bit Timer Interrupt Sources and Priority Order
-----------	---

For compare match interrupts CMIA1/CMIB1 and CMIA3/CMIB3 and g the overflow interrupts (TOVI0/TOVI1 and TOVI2/TOVI3), <u>one vector is shared by two interrupts.</u>

Table 9.6 lists the interrupt sources.

Table 9.6	8-Bit Timer Interrupt Source	es
-----------	------------------------------	----

Channel	Interrupt Source	Description
0	CMIA0	TCORA0 compare match
	CMIB0	TCORB0 compare match/input capture
1	CMIA1/CMIB1	TCORA1 compare match, or TCORB1 compare match/input capture
0, 1	TOVI0/TOVI1	Counter 0 or counter 1 overflow
2	CMIA2	TCORA2 compare match
	CMIB2	TCORB2 compare match/input capture
3	CMIA3/CMIB3	TCORA3 compare match, or TCORB3 compare match/input capture
2, 3	TOVI2/TOVI3	Counter 2 or counter 3 overflow

#### 9.5.2 A/D Converter Activation

The A/D converter can only be activated by channel 0 compare match A.

If the ADTE bit setting is 1 when the CMFA flag in 8TCSR0 is set to 1 by generation of channel 0 compare match A, an A/D conversion start request will be issued to the A/D converter. If the TRGE bit in ADCR is 1 at this time, the A/D converter will be started. If the ADTE bit in 8TCSR0 is 1, A/D converter external trigger pin (ADTRG) input is disabled.

## 9.6 8-Bit Timer Application Example

Figure 9.17 shows how the 8-bit timer module can be used to output pulses with any desired duty cycle. The settings for this example are as follows:

- Clear the CCLR1 bit to 0 and set the CCLR0 bit to 1 in 8TCR so that 8TCNT is cleared by a TCORA compare match.
- Set bits OIS3, OIS2, OS1, and OS0 to (0110) in 8TCSR so that 1 is output on a TCORA compare match and 0 is output on a TCORB compare match.

The above settings enable a waveform with the cycle determined by TCORA and the pulse width detected by TCORB to be output without software intervention.




Figure 9.17 Example of Pulse Output

## 9.7 Usage Notes

Note that the following kinds of contention can occur in 8-bit timer operation.

### 9.7.1 Contention between 8TCNT Write and Clear

If a timer counter clear signal occurs in the  $T_3$  state of a 8TCNT write cycle, clearing of the counter takes priority and the write is not performed. Figure 9.18 shows the timing in this case.




Figure 9.18 Contention between 8TCNT Write and Clear



#### 9.7.2 Contention between 8TCNT Write and Increment

If an increment pulse occurs in the  $T_3$  state of a 8TCNT write cycle, writing takes priority and 8TCNT is not incremented. Figure 9.19 shows the timing in this case.




Figure 9.19 Contention between 8TCNT Write and Increment



#### 9.7.3 Contention between TCOR Write and Compare Match

If a compare match occurs in the  $T_3$  state of a TCOR write cycle, writing takes priority and the compare match signal is inhibited. Figure 9.20 shows the timing in this case.




Figure 9.20 Contention between TCOR Write and Compare Match



#### 9.7.4 Contention between TCOR Read and Input Capture

If an input capture signal occurs in the  $T_3$  state of a TCOR read cycle, the value before input capture is read. Figure 9.21 shows the timing in this case.




Figure 9.21 Contention between TCOR Read and Input Capture

#### 9.7.5 Contention between Counter Clearing by Input Capture and Counter Increment

If an input capture signal and counter increment signal occur simultaneously, counter clearing by the input capture signal takes priority and the counter is not incremented. The value before the counter is cleared is transferred to TCORB. Figure 9.22 shows the timing in this case.




Figure 9.22 Contention between Counter Clearing by Input Capture and Counter Increment



#### 9.7.6 Contention between TCOR Write and Input Capture

If an input capture signal occurs in the  $T_3$  state of a TCOR write cycle, input capture takes priority and the write to TCOR is not performed. Figure 9.23 shows the timing in this case.




Figure 9.23 Contention between TCOR Write and Input Capture

# 9.7.7 Contention between 8TCNT Byte Write and Increment in 16-Bit Count Mode (Cascaded Connection)

If an increment pulse occurs in the  $T_3$  state of an 8TCNT byte write cycle in 16-bit count mode, the counter write takes priority and the byte data for which the write was performed is not incremented. The byte data for which a write was not performed is incremented. Figure 9.24 shows the timing when an increment pulse occurs in the  $T_2$  state of a byte write to 8TCNT (upper byte). If an increment pulse occurs in the  $T_2$  state, on the other hand, the increment takes priority.




Figure 9.24 Contention between 8TCNT Byte Write and Increment in 16-Bit Count Mode



#### 9.7.8 Contention between Compare Matches A and B

If compare matches A and B occur at the same time, the 8-bit timer operates according to the relative priority of the output states set for compare match A and compare match B, as shown in Table 9.7.

#### Table 9.7 Timer Output Priority Order

Output Setting	Priority	
Toggle output	High	
1 output		
0 output	<b>_</b>	
No change	Low	


#### 9.7.9 8TCNT Operation and Internal Clock Source Switchover

Switching internal clock sources may cause 8TCNT to increment, depending on the switchover timing. Table 9.8 shows the relation between the time of the switchover (by writing to bits CKS1 and CKS0) and the operation of 8TCNT.


The 8TCNT input clock is generated from the internal clock source by detecting the rising edge of the internal clock. If a switchover is made from a low clock source to a high clock source, as in case No. 3 in Table 9.8, the switchover will be regarded as a falling edge, a 8TCNT clock pulse will be generated, and 8TCNT will be incremented.

8TCNT may also be incremented when switching between internal and external clocks.

#### Table 9.8 Internal Clock Switchover and 8TCNT Operation



Rev. 2.00 Sep 20, 2005 page 308 of 800 REJ09B0260-0200



- Notes: 1. Including switchovers from the high level to the halted state, and from the halted state to the high level.
  - 2. Including switchover from the halted state to the low level.
  - 3. Including switchover from the low level to the halted state.
  - 4. The switchover is regarded as a rising edge, causing 8TCNT to increment.



## Section 10 Programmable Timing Pattern Controller (TPC)

## 10.1 Overview

The H8/3024 Group has a built-in programmable timing pattern controller (TPC) that provides pulse outputs by using the 16-bit timer as a time base. The TPC pulse outputs are divided into 4-bit groups (group 3 to group 0) that can operate simultaneously and independently.

#### 10.1.1 Features

TPC features are listed below.

• 16-bit output data

Maximum 16-bit data can be output. TPC output can be enabled on a bit-by-bit basis.

• Four output groups


Output trigger signals can be selected in 4-bit groups to provide up to four different 4-bit outputs.

- Selectable output trigger signals
- Output trigger signals can be selected for each group from the compare match signals of three 16-bit timer channels.
- Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

#### 10.1.2 Block Diagram

Figure 10.1 shows a block diagram of the TPC.





#### **10.1.3** Pin Configuration

Table 10.1 summarizes the TPC output pins.

## Table 10.1 TPC Pins

Name	lame Symbol		Function
TPC output 0	TP <sub>0</sub>	Output	Group 0 pulse output
TPC output 1	TP <sub>1</sub>	Output	
TPC output 2	TP <sub>2</sub>	Output	
TPC output 3	TP <sub>3</sub>	Output	
TPC output 4	TP <sub>4</sub>	Output	Group 1 pulse output
TPC output 5	TP <sub>5</sub>	Output	
TPC output 6	TP <sub>6</sub>	Output	
TPC output 7	TP <sub>7</sub>	Output	
TPC output 8	TP <sub>8</sub>	Output	Group 2 pulse output
TPC output 9	TP <sub>9</sub>	Output	
TPC output 10	TP <sub>10</sub>	Output	
TPC output 11	TP <sub>11</sub>	Output	
TPC output 12	TP <sub>12</sub>	Output	Group 3 pulse output
TPC output 13	TP <sub>13</sub>	Output	
TPC output 14	TP <sub>14</sub>	Output	
TPC output 15	TP <sub>15</sub>	Output	

#### 10.1.4 Register Configuration

Table 10.2 summarizes the TPC registers.

#### Table 10.2 TPC Registers

Address <sup>*1</sup>	Name	Abbreviation	R/W	Initial Value
H'EE009	Port A data direction register	PADDR	W	H'00
H'FFFD9	Port A data register	PADR	R/(W)*2	H'00
H'EE00A	Port B data direction register	PBDDR	W	H'00
H'FFFDA	Port B data register	PBDR	R/(W)*2	H'00
H'FFFA0	TPC output mode register	TPMR	R/W	H'F0
H'FFFA1	TPC output control register	TPCR	R/W	H'FF
H'FFFA2	Next data enable register B	NDERB	R/W	H'00
H'FFFA3	Next data enable register A	NDERA	R/W	H'00
H'FFFA5/ H'FFFA7 <sup>*3</sup>	Next data register A	NDRA	R/W	H'00
H'FFFA4/ H'FFFA6 <sup>*3</sup>	Next data register B	NDRB	R/W	H'00

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Bits used for TPC output cannot be written.

3. The NDRA address is H'FFFA5 when the same output trigger is selected for TPC output groups 0 and 1 by settings in TPCR. When the output triggers are different, the NDRA address is H'FFFA7 for group 0 and H'FFFA5 for group 1. Similarly, the address of NDRB is H'FFFA4 when the same output trigger is selected for TPC output groups 2 and 3 by settings in TPCR. When the output triggers are different, the NDRB address is H'FFFA6 for group 2 and H'FFFA4 for group 3.



## **10.2** Register Descriptions

#### 10.2.1 Port A Data Direction Register (PADDR)

PADDR is an 8-bit write-only register that selects input or output for each pin in port A.

Bit	7	6	5	4	3	2	1	0
	PA7DDR	PA <sub>6</sub> DDR	PA5DDR	PA <sub>4</sub> DDR	PA3DDR	PA <sub>2</sub> DDR	PA1DDR	PA <sub>0</sub> DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
				Port A da These bits output for	s select inp	out or		

Port A is multiplexed with pins  $TP_7$  to  $TP_0$ . Bits corresponding to pins used for TPC output must be set to 1. For further information about PADDR, see section 7.11, Port A.

#### 10.2.2 Port A Data Register (PADR)

PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 and 1, when these TPC output groups are used.

Bit	7	6	5	4	3	2	1	0		
	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	PA <sub>4</sub>	PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>		
Initial value	0	0	0	0	0	0	0	0		
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*		
	<b>Port A data 7 to 0</b> These bits store output data									

for TPC output groups 0 and 1

Note: \* Bits selected for TPC output by NDERA settings become read-only bits.

For further information about PADR, see section 7.11, Port A.

#### 10.2.3 Port B Data Direction Register (PBDDR)

PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.


Bit	7	6	5	4	3	2	1	0
	PB7DDR	PB <sub>6</sub> DDR	PB5DDR	PB <sub>4</sub> DDR	PB₃DDR	PB <sub>2</sub> DDR	PB1 DDR	PB <sub>0</sub> DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Port B data direction 7 to 0 These bits select input or output for port B pins

Port B is multiplexed with pins  $TP_{15}$  to  $TP_8$ . Bits corresponding to pins used for TPC output must be set to 1. For further information about PBDDR, see section 7.12, Port B.

#### 10.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 and 3, when these TPC output groups are used.



Note: \* Bits selected for TPC output by NDERB settings become read-only bits.

For further information about PBDR, see section 7.12, Port B.




#### 10.2.5 Next Data Register A (NDRA)

NDRA is an 8-bit readable/writable register that stores the next output data for TPC output groups 1 and 0 (pins  $TP_7$  to  $TP_0$ ). During TPC output, when an 16-bit timer compare match event specified in TPCR occurs, NDRA contents are transferred to the corresponding bits in PADR. The address of NDRA differs depending on whether TPC output groups 0 and 1 have the same output trigger or different output triggers.

NDRA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.


**Same Trigger for TPC Output Groups 0 and 1:** If TPC output groups 0 and 1 are triggered by the same compare match event, the NDRA address is H'FFFA5. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address H'FFFA7 consists entirely of reserved bits that cannot be modified and always read 1.

Address H'FFFA5



**Different Triggers for TPC Output Groups 0 and 1:** If TPC output groups 0 and 1 are triggered by different compare match events, the address of the upper 4 bits of NDRA (group 1) is H'FFFA5 and the address of the lower 4 bits (group 0) is H'FFFA7. Bits 3 to 0 of address H'FFFA5 and bits 7 to 4 of address H'FFFA7 are reserved bits that cannot be modified and always read 1.

#### Address H'FFFA5



These bits store the next output data for TPC output group 0




#### 10.2.6 Next Data Register B (NDRB)

NDRB is an 8-bit readable/writable register that stores the next output data for TPC output groups 3 and 2 (pins  $TP_{15}$  to  $TP_8$ ). During TPC output, when an 16-bit timer compare match event specified in TPCR occurs, NDRB contents are transferred to the corresponding bits in PBDR. The address of NDRB differs depending on whether TPC output groups 2 and 3 have the same output trigger or different output triggers.

NDRB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Same Trigger for TPC Output Groups 2 and 3:** If TPC output groups 2 and 3 are triggered by the same compare match event, the NDRB address is H'FFFA4. The upper 4 bits belong to group 3 and the lower 4 bits to group 2. Address H'FFFA6 consists entirely of reserved bits that cannot be modified and always read 1.


Address H'FFFA4



Rev. 2.00 Sep 20, 2005 page 319 of 800 REJ09B0260-0200

**Different Triggers for TPC Output Groups 2 and 3:** If TPC output groups 2 and 3 are triggered by different compare match events, the address of the upper 4 bits of NDRB (group 3) is H'FFFA4 and the address of the lower 4 bits (group 2) is H'FFFA6. Bits 3 to 0 of address H'FFFA4 and bits 7 to 4 of address H'FFFA6 are reserved bits that cannot be modified and always read 1.

#### Address H'FFFA4



These bits store the next output data for TPC output group 2



#### 10.2.7 Next Data Enable Register A (NDERA)

\_\_\_\_

NDERA is an 8-bit readable/writable register that enables or disables TPC output groups 1 and 0 (TP<sub>7</sub> to TP<sub>0</sub>) on a bit-by-bit basis.

Bit	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

**Next data enable 7 to 0** These bits enable or disable TPC output groups 1 and 0

If a bit is enabled for TPC output by NDERA, then when the 16-bit timer compare match event selected in the TPC output control register (TPCR) occurs, the NDRA value is automatically transferred to the corresponding PADR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRA to PADR and the output value does not change.


NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0):** These bits enable or disable TPC output groups 1 and 0 (TP<sub>7</sub> to TP<sub>0</sub>) on a bit-by-bit basis.

Bits 7 to 0 NDER7 to NDER0	Description	
0	TPC outputs TP <sub>7</sub> to TP <sub>0</sub> are disabled (NDR7 to NDR0 are not transferred to PA <sub>7</sub> to PA <sub>0</sub> )	(Initial value)
1	TPC outputs TP <sub>7</sub> to TP <sub>0</sub> are enabled (NDR7 to NDR0 are transferred to PA <sub>7</sub> to PA <sub>0</sub> )	

#### 10.2.8 Next Data Enable Register B (NDERB)

NDERB is an 8-bit readable/writable register that enables or disables TPC output groups 3 and 2 ( $TP_{15}$  to  $TP_8$ ) on a bit-by-bit basis.



If a bit is enabled for TPC output by NDERB, then when the 16-bit timer compare match event selected in the TPC output control register (TPCR) occurs, the NDRB value is automatically transferred to the corresponding PBDR bit, updating the output value. If TPC output is disabled, the bit value is not transferred from NDRB to PBDR and the output value does not change.

NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.


**Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8):** These bits enable or disable TPC output groups 3 and 2 ( $TP_{15}$  to  $TP_8$ ) on a bit-by-bit basis.

Bits 7 to 0 NDER15 to NDER8	Description	
0	TPC outputs TP <sub>15</sub> to TP <sub>8</sub> are disabled (NDR15 to NDR8 are not transferred to PB <sub>7</sub> to PB <sub>0</sub> )	(Initial value)
1	TPC outputs $TP_{15}$ to $TP_8$ are enabled (NDR15 to NDR8 are transferred to $PB_7$ to $PB_0$ )	



#### 10.2.9 TPC Output Control Register (TPCR)

TPCR is an 8-bit readable/writable register that selects output trigger signals for TPC outputs on a group-by-group basis.



TPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized in software standby mode.

**Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0):** These bits select the compare match event that triggers TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>).

Bit 7 G3CMS1	Bit 6 G3CMS0	Description
0	0	TPC output group 3 (TP $_{15}$ to TP $_{12}$ ) is triggered by compare match in 16-bit timer channel 0
	1	TPC output group 3 (TP $_{15}$ to TP $_{12}$ ) is triggered by compare match in 16-bit timer channel 1
1	0	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered by compare match in 16-bit timer channel 2
	1	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channel 2(Initial value)

**Bits 5 and 4—Group 2 Compare Match Select 1 and 0 (G2CMS1, G2CMS0):** These bits select the compare match event that triggers TPC output group 2 (TP<sub>11</sub> to TP<sub>8</sub>).

Bit 5 G2CMS1	Bit 4 G2CMS0	Description
0	0	TPC output group 2 (TP $_{11}$ to TP $_8$ ) is triggered by compare match in 16-bit timer channel 0
	1	TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> ) is triggered by compare match in 16-bit timer channel 1
1	0	TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> ) is triggered by compare match in 16-bit timer channel 2
	1	TPC output group 2 (TP11 to TP8) is triggered by compare match in 16-bit timer channel 2(Initial value)



Bits 3 and 2—Group 1 Compare Match Select 1 and 0 (G1CMS1, G1CMS0): These bits
select the compare match event that triggers TPC output group 1 ( $TP_7$ to $TP_4$ ).

Bit 3 G1CMS1	Bit 2 G1CMS0	Description	
0	0	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare timer channel 0	e match in 16-bit
	1	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare timer channel 1	e match in 16-bit
1	0	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare timer channel 2	e match in 16-bit
	1	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in 16-bit timer channel 2	(Initial value)

**Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0):** These bits select the compare match event that triggers TPC output group 0 (TP<sub>3</sub> to TP<sub>0</sub>).

Bit 1 G0CMS1	Bit 0 G0CMS0	Description
0	0	TPC output group 0 (TP $_3$ to TP $_0$ ) is triggered by compare match in 16-bit timer channel 0
	1	TPC output group 0 (TP $_3$ to TP $_0$ ) is triggered by compare match in 16-bit timer channel 1
1	0	TPC output group 0 (TP $_3$ to TP $_0$ ) is triggered by compare match in 16-bit timer channel 2
	1	$\begin{array}{llllllllllllllllllllllllllllllllllll$

#### 10.2.10 TPC Output Mode Register (TPMR)

TPMR is an 8-bit readable/writable register that selects normal or non-overlapping TPC output for each group.

Bit	7	6	5	4	3	2	1	0
	_	—	—	—	G3NOV	G2NOV	G1NOV	G0NOV
Initial value	1	1	1	1	0	0	0	0
Read/Write		—	_		R/W	R/W	R/W	R/W
		Reserv	ved bits					
Selects no	n <b>on-overl</b> a on-overlap group 3 ( <sup>-</sup>	ping TPC	9 <sub>12</sub> )					
Selects no	n <b>on-overl</b> a on-overlap group 2 ( <sup>-</sup>	ping TPC	9 <sub>8</sub> )					
Selects no	n <b>on-overl</b> a on-overlap group 1 ( <sup>-</sup>	ping TPC	4)					
Group 0.	non-overl	an ——						

Group 0 non-overlap Selects non-overlapping TPC output for group 0 (TP<sub>3</sub> to TP<sub>0</sub>)

The output trigger period of a non-overlapping TPC output waveform is set in general register B (GRB) in the 16-bit timer channel selected for output triggering. The non-overlap margin is set in general register A (GRA). The output values change at compare match A and B.

For details see section 10.3.4, Non-Overlapping TPC Output.

TPMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.



**Bit 3—Group 3 Non-Overlap (G3NOV):** Selects normal or non-overlapping TPC output for group 3 (TP<sub>15</sub> to TP<sub>12</sub>).

Bit 3 G3NOV	Description	
0	Normal TPC output in group 3 (output values change at compare match A in the selected 16-bit timer channel)	(Initial value)
1	Non-overlapping TPC output in group 3 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

**Bit 2—Group 2 Non-Overlap (G2NOV):** Selects normal or non-overlapping TPC output for group 2 (TP<sub>11</sub> to TP<sub>8</sub>).

Bit 2 G2NOV	Description	
0	Normal TPC output in group 2 (output values change at compare match A in the selected 16-bit timer channel)	(Initial value)
1	Non-overlapping TPC output in group 2 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

**Bit 1—Group 1 Non-Overlap (G1NOV):** Selects normal or non-overlapping TPC output for group 1 (TP<sub>7</sub> to TP<sub>4</sub>).

Bit 1 G1NOV	Description	
0	Normal TPC output in group 1 (output values change at compare match A in the selected 16-bit timer channel)	(Initial value)
1	Non-overlapping TPC output in group 1 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

**Bit 0—Group 0 Non-Overlap (G0NOV):** Selects normal or non-overlapping TPC output for group 0 (TP<sub>3</sub> to TP<sub>0</sub>).

Bit 0 G0NOV	Description	
0	Normal TPC output in group 0 (output values change at compare match A in the selected 16-bit timer channel)	(Initial value)
1	Non-overlapping TPC output in group 0 (independent 1 and 0 output at compare match A and B in the selected 16-bit timer channel)	

### 10.3 Operation

### 10.3.1 Overview

When corresponding bits in PADDR or PBDDR and NDERA or NDERB are set to 1, TPC output is enabled. The TPC output initially consists of the corresponding PADR or PBDR contents. When a compare-match event selected in TPCR occurs, the corresponding NDRA or NDRB bit contents are transferred to PADR or PBDR to update the output values.

Figure 10.2 illustrates the TPC output operation. Table 10.3 summarizes the TPC operating conditions.




Figure 10.2 TPC Output Operation

Table 10.3 TPC Operating Condition	ons
------------------------------------	-----

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the DR bit is a read-only bit, and when compare match occurs, the NDR bit value is transferred to the DR bit)
	1	TPC pulse output

Sequential output of up to 16-bit patterns is possible by writing new output data to NDRA and NDRB before the next compare match. For information on non-overlapping operation, see section 10.3.4, Non-Overlapping TPC Output.

#### 10.3.2 Output Timing

If TPC output is enabled, NDRA/NDRB contents are transferred to PADR/PBDR and output when the selected compare match event occurs. Figure 10.3 shows the timing of these operations for the case of normal output in groups 2 and 3, triggered by compare match A.




Figure 10.3 Timing of Transfer of Next Data Register Contents and Output (Example)

#### 10.3.3 Normal TPC Output

Sample Setup Procedure for Normal TPC Output: Figure 10.4 shows a sample procedure for setting up normal TPC output.




Figure 10.4 Setup Procedure for Normal TPC Output (Example)

TCNT value Compare match TCNT GRA H'0000 Time  $\dot{C}0$ 20 30 10 Ċ 40 60 18 08 88 80 NDRB 80 40 C0 40 60 20 30 10 08 88 80 PBDR 00 80 18 C0 TP<sub>15</sub> TP<sub>14</sub> TP<sub>13</sub> **TP**<sub>12</sub> TP<sub>11</sub>

**Example of Normal TPC Output (Example of Five-Phase Pulse Output):** Figure 10.5 shows an example in which the TPC is used for cyclic five-phase pulse output.

- The 16-bit timer channel to be used as the output trigger channel is set up so that GRA is an output compare register and the counter will be cleared by compare match A. The trigger period is set in GRA. The IMIEA bit is set to 1 in TISRA to enable the compare match A interrupt.
- H'F8 is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 are set in TPCR to select compare match in the 16-bit timer channel set up in step 1 as the output trigger. Output data H'80 is written in NDRB.
- 3. The timer counter in this 16-bit timer channel is started. When compare match A occurs, the NDRB contents are transferred to PBDR and output. The compare match/input capture A (IMFA) interrupt service routine writes the next output data (H'C0) in NDRB.
- Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts.

Figure 10.5 Normal TPC Output Example (Five-Phase Pulse Output)

#### 10.3.4 Non-Overlapping TPC Output

**Sample Setup Procedure for Non-Overlapping TPC Output:** Figure 10.6 shows a sample procedure for setting up non-overlapping TPC output.





Figure 10.6 Setup Procedure for Non-Overlapping TPC Output (Example)



**Example of Non-Overlapping TPC Output (Example of Four-Phase Complementary Non-Overlapping Output):** Figure 10.7 shows an example of the use of TPC output for four-phase complementary non-overlapping pulse output.



# Figure 10.7 Non-Overlapping TPC Output Example (Four-Phase Complementary Non-Overlapping Pulse Output)

### **10.3.5** TPC Output Triggering by Input Capture

TPC output can be triggered by 16-bit timer input capture as well as by compare match. If GRA functions as an input capture register in the 16-bit timer channel selected in TPCR, TPC output will be triggered by the input capture signal. Figure 10.8 shows the timing.




Figure 10.8 TPC Output Triggering by Input Capture (Example)



### 10.4 Usage Notes

### 10.4.1 Operation of TPC Output Pins

 $TP_0$  to  $TP_{15}$  are multiplexed with 16-bit timer, address bus, and other pin functions. When 16-bit timer, or address bus output is enabled, the corresponding pins cannot be used for TPC output. The data transfer from NDR bits to DR bits takes place, however, regardless of the usage of the pin.

Pin functions should be changed only under conditions in which the output trigger event will not occur.

### 10.4.2 Note on Non-Overlapping Output

During non-overlapping operation, the transfer of NDR bit values to DR bits takes place as follows.

- 1. NDR bits are always transferred to DR bits at compare match A.
- 2. At compare match B, NDR bits are transferred only if their value is 0. Bits are not transferred if their value is 1.

Figure 10.9 illustrates the non-overlapping TPC output operation.




Figure 10.9 Non-Overlapping TPC Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur before compare match A. NDR contents should not be altered during the interval from compare match B to compare match A (the non-overlap margin).

This can be accomplished by having the IMFA interrupt service routine write the next data in NDR. The next data must be written before the next compare match B occurs.

Figure 10.10 shows the timing relationships.




Figure 10.10 Non-Overlapping Operation and NDR Write Timing



# Section 11 Watchdog Timer

### 11.1 Overview

The H8/3024 Group has an on-chip watchdog timer (WDT). The WDT has two selectable functions: it can operate as a watchdog timer to supervise system operation, or it can operate as an interval timer. As a watchdog timer, it generates a reset signal for the H8/3024 chip if a system crash allows the timer counter (TCNT) to overflow before being rewritten. In interval timer operation, an interval timer interrupt is requested at each TCNT overflow.

#### 11.1.1 Features

WDT features are listed below.

- Selection of eight counter clock sources
   φ/2, φ/32, φ/64, φ/128, φ/256, φ/512, φ/2048, or φ/4096
- Interval timer option
- Timer counter overflow generates a reset signal or interrupt.

The reset signal is generated in watchdog timer operation. An interval timer interrupt is generated in interval timer operation.

• Watchdog timer reset signal resets the entire H8/3024 internally, and can also be output externally.

The reset signal generated by timer counter overflow during watchdog timer operation resets the entire H8/3024 internally. An external reset signal can be output from the  $\overline{\text{RESO}}$  pin to reset other system devices simultaneously. In the versions with on-chip flash memory, the  $\overline{\text{RESO}}$  pin functions as the FWE pin, and therefore there is no function for outputting a reset signal externally.

#### 11.1.2 **Block Diagram**

Figure 11.1 shows a block diagram of the WDT.




Figure 11.1 WDT Block Diagram

#### **Pin Configuration** 11.1.3

Table 11.1 describes the WDT output pin\*.

Note: \* Not present in the versions with on-chip flash memory.

#### Table 11.1 WDT Pin

Name	Abbreviation	I/O	Function	
Reset output	RESO	Output*	External output of the watchdog timer reset signal	
Note: * Open-drain output				

vote: Open-drain output.



#### 11.1.4 Register Configuration

Table 11.2 summarizes the WDT registers.

#### Table 11.2 WDT Registers

Address\*1

Write <sup>*2</sup>	Read	Name	Abbreviation	R/W	Initial Value
H'FFF8C	H'FFF8C	Timer control/status register	TCSR	R/(W)*3	H'18
	H'FFF8D	Timer counter	TCNT	R/W	H'00
H'FFF8E	H'FFF8F	Reset control/status register	RSTCSR	R/(W)*3	H'3F

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Write word data starting at this address.

3. Only 0 can be written in bit 7, to clear the flag.

### **11.2 Register Descriptions**

#### **11.2.1** Timer Counter (TCNT)

TCNT is an 8-bit readable and writable up-counter.


Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

Note: The method for writing to TCNT is different from that for general registers to prevent inadvertent overwriting. For details see section 11.2.4, Notes on Register Access.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from an internal clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (changes from H'FF to H'00), the OVF bit is set to 1 in TCSR. TCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0.

### 11.2.2 Timer Control/Status Register (TCSR)

TCSR is an 8-bit readable and writable register. Its functions include selecting the timer mode and clock source.



Status flag indicating overflow

- Notes: The method for writing to TCSR is different from that for general registers to prevent inadvertent overwriting. For details see section 11.2.4, Notes on Register Access.
  - \* Only 0 can be written, to clear the flag.

Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized to 0 by a reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous values.



**Bit 7—Overflow Flag (OVF):** This status flag indicates that the timer counter has overflowed from H'FF to H'00.

Bit 7 OVF	Description	
0	[Clearing condition]	
	Cleared by reading OVF when OVF = 1, then writing 0 in OVF	(Initial value)
1	[Setting condition]	
	Set when TCNT changes from H'FF to H'00	

**Bit 6—Timer Mode Select (WT/**IT**):** Selects whether to use the WDT as a watchdog timer or interval timer. If used as an interval timer, the WDT generates an interval timer interrupt request when TCNT overflows. If used as a watchdog timer, the WDT generates a reset signal when TCNT overflows.

Bit 6 WT/⊡	Description	
0	Interval timer: requests interval timer interrupts	(Initial value)
1	Watchdog timer: generates a reset signal	

**Bit 5—Timer Enable (TME):** Selects whether TCNT runs or is halted. When  $WT/\overline{IT} = 1$ , clear the software standby bit (SSBY) to 0 in SYSCR before setting TME. When setting SSBY to 1, TME should be cleared to 0.

Bit 5		
TME	Description	
0	TCNT is initialized to H'00 and halted	(Initial value)
1	TCNT is counting	


Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	0	φ/2	(Initial value)
		1	φ /32	
	1	0	φ /64	
		1	φ /128	
1	0	0	φ /256	
		1	φ /512	
	1	0	φ /2048	
		1	φ /4096	

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight internal clock sources, obtained by prescaling the system clock ( $\phi$ ), for input to TCNT.

#### 11.2.3 Reset Control/Status Register (RSTCSR)

RSTCSR is an 8-bit readable and writable register that indicates when a reset signal has been generated by watchdog timer overflow, and controls external output of the reset signal.



Notes: The method for writing to RSTCSR is different from that for general registers to prevent inadvertent overwriting. For details see section 11.2.4, Notes on Register Access.

\* Only 0 can be written in bit 7, to clear the flag.

Bits 7 and 6 are initialized by input of a reset signal at the  $\overline{\text{RES}}$  pin. They are not initialized by reset signals generated by watchdog timer overflow.



**Bit 7—Watchdog Timer Reset (WRST):** During watchdog timer operation, this bit indicates that TCNT has overflowed and generated a reset signal. This reset signal resets the entire H8/3024 chip internally. If bit RSTOE is set to 1, this reset signal is also output (low) at the RESO pin to initialize external system devices. Note that there is no RESO pin in the versions with on-chip flash memory.

Bit 7 WRST	Description	
0	[Clearing conditions]	
	Reset signal at RES pin.	
	• Read WRST when WRST =1, then write 0 in WRST.	(Initial value)
1	[Setting condition]	
	Set when TCNT overflow generates a reset signal during watchdog t	timer operation

**Bit 6—Reset Output Enable (RSTOE):** Enables or disables external output at the  $\overline{\text{RESO}}$  pin of the reset signal generated if TCNT overflows during watchdog timer operation. Note that there is no  $\overline{\text{RESO}}$  pin in the versions with on-chip flash memory.


Bit 6 RSTOE	Description	
0	Reset signal is not output externally	(Initial value)
1	Reset signal is output externally	

Bits 5 to 0—Reserved: These bits cannot be modified and are always read as 1.

#### 11.2.4 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write. The procedures for writing and reading these registers are given below.

**Writing to TCNT and TCSR:** These registers must be written by a word transfer instruction. They cannot be written by byte instructions. Figure 11.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR both have the same write address. The write data must be contained in the lower byte of the written word. The upper byte must contain H'5A (password for TCNT) or H'A5 (password for TCSR). This transfers the write data from the lower byte to TCNT or TCSR.



#### Figure 11.2 Format of Data Written to TCNT and TCSR



**Writing to RSTCSR:** RSTCSR must be written by a word transfer instruction. It cannot be written by byte transfer instructions. Figure 11.3 shows the format of data written to RSTCSR. To write 0 in the WRST bit, the write data must have H'A5 in the upper byte and H'00 in the lower byte. The data (H'00) in the lower byte is written to RSTCSR, clearing the WRST bit to 0. To write to the RSTOE bit, the upper byte must contain H'5A and the lower byte must contain the write data. Writing this word transfers a write data value into the RSTOE bit.




Figure 11.3 Format of Data Written to RSTCSR

**Reading TCNT, TCSR, and RSTCSR:** For reads of TCNT, TCSR, and RSTCSR, address H'FFF8C is assigned to TCSR, address H'FFF8D to TCNT, and address H'FFF8F to RSTCSR. These registers are therefore read like other registers. Byte transfer instructions can be used for reading. Table 11.3 lists the read addresses of TCNT, TCSR, and RSTCSR.

### Table 11.3 Read Addresses of TCNT, TCSR, and RSTCSR

Address*	Register
H'FFF8C	TCSR
H'FFF8D	TCNT
H'FFF8F	RSTCSR

Note: \* Lower 20 bits of the address in advanced mode.

### 11.3 Operation


Operations when the WDT is used as a watchdog timer and as an interval timer are described below.

### 11.3.1 Watchdog Timer Operation

Figure 11.4 illustrates watchdog timer operation. To use the WDT as a watchdog timer, set the  $WT/\overline{IT}$  and TME bits to 1 in TCSR. Software must prevent TCNT overflow by rewriting the TCNT value (normally by writing H'00) before overflow occurs. If TCNT fails to be rewritten and overflows due to a system crash etc., the H8/3024 is internally reset for a duration of 518 states.

The watchdog reset signal can be externally output from the  $\overline{\text{RESO}}$  pin to reset external system devices. The reset signal is output externally for 132 states. External output can be enabled or disabled by the RSTOE bit in RSTCSR. Note that there is no  $\overline{\text{RESO}}$  pin in the versions with on-chip flash memory.

A watchdog reset has the same vector as a reset generated by input at the  $\overline{\text{RES}}$  pin. Software can distinguish a  $\overline{\text{RES}}$  reset from a watchdog reset by checking the WRST bit in RSTCSR.



If a  $\overline{\text{RES}}$  reset and a watchdog reset occur simultaneously, the  $\overline{\text{RES}}$  reset takes priority.

#### Figure 11.4 Operation in Watchdog Timer Mode

#### 11.3.2 Interval Timer Operation

Figure 11.5 illustrates interval timer operation. To use the WDT as an interval timer, clear bit  $WT/\overline{IT}$  to 0 and set bit TME to 1 in TCSR. An interval timer interrupt request is generated at each TCNT overflow. This function can be used to generate interval timer interrupts at regular intervals.





Figure 11.5 Interval Timer Operation

#### 11.3.3 Timing of Setting of Overflow Flag (OVF)

Figure 11.6 shows the timing of setting of the OVF flag. The OVF flag is set to 1 when TCNT overflows. At the same time, a reset signal is generated in watchdog timer operation, or an interval timer interrupt is generated in interval timer operation.



### Figure 11.6 Timing of Setting of OVF

#### **11.3.4** Timing of Setting of Watchdog Timer Reset Bit (WRST)

The WRST bit in RSTCSR is valid when bits  $WT/\overline{IT}$  and TME are both set to 1 in TCSR.

Figure 11.7 shows the timing of setting of WRST and the internal reset timing. The WRST bit is set to 1 when TCNT overflows and OVF is set to 1. At the same time an internal reset signal is generated for the entire H8/3024 chip. This internal reset signal clears OVF to 0, but the WRST bit remains set to 1. The reset routine must therefore clear the WRST bit.




Figure 11.7 Timing of Setting of WRST Bit and Internal Reset

### 11.4 Interrupts

During interval timer operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR.

### 11.5 Usage Notes

**Contention between TCNT Write and Increment:** If a timer counter clock pulse is generated during the  $T_3$  state of a write cycle to TCNT, the write takes priority and the timer count is not incremented. See figure 11.8.




Figure 11.8 Contention between TCNT Write and Count up

**Changing CKS2 to CKS0 Bit:** Halt TCNT by clearing the TME bit to 0 in TCSR before changing the values of bits CKS2 to CKS0.



# Section 12 Serial Communication Interface

### 12.1 Overview

The H8/3024 Group has a serial communication interface (SCI) with two independent channels. The two channels have identical functions. The SCI can communicate in both asynchronous and synchronous mode. It also has a multiprocessor communication function for serial communication among two or more processors.

When the SCI is not used, it can be halted to conserve power. Each SCI channel can be halted independently. For details, see section 20.6, Module Standby Function.

The SCI also has a smart card interface function conforming to the ISO/IEC 7816-3 (Identification Card) standard. This function supports serial communication with a smart card. Switching between the normal serial communication interface and the smart card interface is carried out by means of a register setting.

#### 12.1.1 Features

SCI features are listed below.

• Selection of synchronous or asynchronous mode for serial communication

#### Asynchronous mode

Serial data communication is synchronized one character at a time. The SCI can communicate with a universal asynchronous receiver/transmitter (UART), asynchronous communication interface adapter (ACIA), or other chip that employs standard asynchronous communication. It can also communicate with two or more other processors using the multiprocessor communication function. There are twelve selectable serial data transfer formats.

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: even/odd/none
- Multiprocessor bit: 1 or 0
- Receive error detection: parity, overrun, and framing errors
- Break detection: by reading the RxD level directly when a framing error occurs

#### Synchronous mode

Serial data communication is synchronized with a clock signal. The SCI can communicate with other chips having a synchronous communication function.

There is a single serial data communication format.

- Data length: 8 bits
- Receive error detection: overrun errors
- Full-duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. The transmitting and receiving sections are both double-buffered, so serial data can be transmitted and received continuously.

- The following settings can be made for the serial data to be transferred:
  - LSB-first or MSB-first transfer
  - Inversion of data logic level
- Built-in baud rate generator with selectable bit rates
- Selectable transmit/receive clock sources: internal clock from baud rate generator, or external clock from the SCK pin
- Four types of interrupts

Transmit-data-empty, transmit-end, receive-data-full, and receive-error interrupts are requested independently.

Features of the smart card interface are listed below.


- Asynchronous communication
  - Data length: 8 bits
  - Parity bits generated and checked
  - Error signal output in receive mode (parity error)
  - Error signal detect and automatic data retransmit in transmit mode
  - Supports both direct convention and inverse convention
  - Built-in baud rate generator with selectable bit rates
- Three types of interrupts

•

Transmit-data-empty, receive-data-full, and transmit/receive-error interrupts are requested independently.



#### 12.1.2 Block Diagram






Figure 12.1 SCI Block Diagram

#### 12.1.3 Pin Configuration

The SCI has serial pins for each channel as listed in table 12.1.

### Table 12.1 SCI Pins

Channel	Name	Abbreviation	I/O	Function
0	Serial clock pin	SCK <sub>0</sub>	Input/output	SCI <sub>0</sub> clock input/output
	Receive data pin	RxD <sub>0</sub>	Input	SCI <sub>0</sub> receive data input
	Transmit data pin	TxD <sub>0</sub>	Output	SCI0 transmit data output
1	Serial clock pin	SCK1	Input/output	SCI1 clock input/output
	Receive data pin	RxD <sub>1</sub>	Input	SCI1 receive data input
	Transmit data pin	TxD <sub>1</sub>	Output	SCI1 transmit data output



#### 12.1.4 Register Configuration

The SCI has internal registers as listed in table 12.2. These registers select asynchronous or synchronous mode, specify the data format and bit rate, control the transmitter and receiver sections, and specify switching between the serial communication interface and smart card interface.

Channel	Address*1	Name	Abbreviation	R/W	Initial Value
0	H'FFFB0	Serial mode register	SMR	R/W	H'00
	H'FFFB1	Bit rate register	BRR	R/W	H'FF
	H'FFFB2	Serial control register	SCR	R/W	H'00
	H'FFFB3	Transmit data register	TDR	R/W	H'FF
	H'FFFB4	Serial status register	SSR	R/(W)*2	H'84
	H'FFFB5	Receive data register	RDR	R	H'00
	H'FFFB6	Smart card mode register	SCMR	R/W	H'F2
1	H'FFFB8	Serial mode register	SMR	R/W	H'00
	H'FFFB9	Bit rate register	BRR	R/W	H'FF
	H'FFFBA	Serial control register	SCR	R/W	H'00
	H'FFFBB	Transmit data register	TDR	R/W	H'FF
	H'FFFBC	Serial status register	SSR	R/(W)*2	H'84
	H'FFFBD	Receive data register	RDR	R	H'00
	H'FFFBE	Smart card mode register	SCMR	R/W	H'F2

#### Table 12.2 SCI Registers

Notes: 1. Indicates the lower 20 bits of the address in advanced mode.

2. Only 0 can be written, to clear flags.

### **12.2** Register Descriptions

### 12.2.1 Receive Shift Register (RSR)

RSR is the register that receives serial data.



The SCI loads serial data input at the RxD pin into RSR in the order received, LSB (bit 0) first, thereby converting the data to parallel data. When one byte of data has been received, it is automatically transferred to RDR. The CPU cannot read or write RSR directly.

### 12.2.2 Receive Data Register (RDR)

RDR is the register that stores received serial data.

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

When the SCI has received one byte of serial data, it transfers the received data from RSR into RDR for storage, completing the receive operation. RSR is then ready to receive the next data. This double-buffering allows data to be received continuously.

RDR is a read-only register. Its contents cannot be modified by the CPU. RDR is initialized to H'00 by a reset and in standby mode.



#### 12.2.3 Transmit Shift Register (TSR)

TSR is the register that transmits serial data.



The SCI loads transmit data from TDR to TSR, then transmits the data serially from the TxD pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the next transmit data from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 in SSR, however, the SCI does not load the TDR contents into TSR. The CPU cannot read or write RSR directly.

#### 12.2.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for serial transmission.


Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

When the SCI detects that TSR is empty, it moves transmit data written in TDR from TDR into TSR and starts serial transmission. Continuous serial transmission is possible by writing the next transmit data in TDR during serial transmission from TSR.

The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and in standby mode.

#### 12.2.5 Serial Mode Register (SMR)

SMR is an 8-bit register that specifies the SCI's serial communication format and selects the clock source for the baud rate generator.



The CPU can always read and write SMR. SMR is initialized to H'00 by a reset and in standby mode.

Bit 7—Communication Mode  $(C/\overline{A})/GSM$  Mode (GM): The function of this bit differs for the normal serial communication interface and for the smart card interface. Its function is switched with the SMIF bit in SCMR.



• For Serial Communication Interface (SMIF Bit in SCMR Cleared to 0) Selects whether the SCI operates in asynchronous or synchronous mode.

Bit 7 C/A	Description	
0	Asynchronous mode	(Initial value)
1	Synchronous mode	

• For Smart Card Interface (SMIF Bit in SCMR Set to 1) Selects GSM mode for the smart card interface.

GM	Description	
0	The TEND flag is set 12.5 etu after the start bit	(Initial value)
1	The TEND flag is set 11.0 etu after the start bit	

Note: etu: Elementary time unit (time required to transmit one bit)

**Bit 6—Character Length (CHR):** Selects 7-bit or 8-bits data length in asynchronous mode. In synchronous mode, the data length is 8 bits regardless of the CHR setting.

#### Bit 6

D:1 7

CHR	Description	
0	8-bit data	(Initial value)
1	7-bit data <sup>*</sup>	

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

**Bit 5—Parity Enable (PE):** In asynchronous mode, this bit enables or disables the addition of a parity bit to transmit data, and the checking of the parity bit in receive data. In synchronous mode, the parity bit is neither added nor checked, regardless of the PE bit setting.

Bit 5 PE	Description	
0	Parity bit not added or checked	(Initial value)
1	Parity bit added and checked*	

Note: \* When PE bit is set to 1, an even or odd parity bit is added to transmit data according to the even or odd parity mode selection by the  $O/\overline{E}$  bit, and the parity bit in receive data is checked to see that it matches the even or odd mode selected by the  $O/\overline{E}$  bit.

**Bit 4—Parity Mode (O**/ $\overline{E}$ ): Specifies whether even parity or odd parity is used for parity addition and checking. The O/ $\overline{E}$  bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and checking, in asynchronous mode. The O/ $\overline{E}$  bit setting is ignored in synchronous mode, or when parity addition and checking is disabled in asynchronous mode.

Bit 4		
O/E	Description	
0	Even parity <sup>*1</sup>	(Initial value)
1	Odd parity <sup>*2</sup>	
Notes: 1	number of 1s in the transmitted char	rity bit added to transmit data makes an even acter and parity bit combined. Receive data must ceived character and parity bit combined.
2		ty bit added to transmit data makes an odd number d parity bit combined. Receive data must have an aracter and parity bit combined.

**Bit 3—Stop Bit Length (STOP):** Selects one or two stop bits in asynchronous mode. This setting is used only in asynchronous mode. In synchronous mod no stop bit is added, so the STOP bit setting is ignored.

Bit 3 STOP	Description	
0	1 stop bit <sup>*1</sup>	(Initial value)
1	2 stop bits <sup>*2</sup>	
Notes: 1. One stop bit (with value 1) is added to the end of each transmitted character.		

s: 1. One stop bit (with value 1) is added to the end of each transmitted character.

2. Two stop bits (with value 1) are added to the end of each transmitted character.

In receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is 1, it is treated as a stop bit. If the second stop bit is 0, it is treated as the start bit of the next incoming character.



**Bit 2—Multiprocessor Mode (MP):** Selects a multiprocessor format. When a multiprocessor format is selected, parity settings made by the PE and  $O/\overline{E}$  bits are ignored. The MP bit setting is valid only in asynchronous mode. It is ignored in synchronous mode.

For further information on the multiprocessor communication function, see section 12.3.3, Multiprocessor Communication.

Bit 2 MP	Description	
0	Multiprocessor function disabled	(Initial value)
1	Multiprocessor format selected	


**Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0):** These bits select the clock source for the onchip baud rate generator. Four clock sources can be selected by the CKS1 and CKS0 bits:  $\phi$ ,  $\phi/4$ ,  $\phi/16$ , and  $\phi/64$ .

For the relationship between the clock source, bit rate register setting, and baud rate, see section 12.2.8, Bit Rate Register (BRR).

Bit 1 CKS1	Bit 0 CKS0	Description	
0	0	ф	(Initial value)
0	1	ф/4	
1	0	ф/16	
1	1	ф/64	

#### 12.2.6 Serial Control Register (SCR)

SCR register enables or disables the SCI transmitter and receiver, enables or disables serial clock output in asynchronous mode, enables or disables interrupts, and selects the transmit/receive clock source.



Section 12 Serial Communication Interface

The CPU can always read and write SCR. SCR is initialized to H'00 by a reset and in standby mode.

**Bit 7—Transmit Interrupt Enable (TIE):** Enables or disables the transmit-data-empty interrupt (TXI) requested when the TDRE flag in SSR is set to 1 due to transfer of serial transmit data from TDR to TSR.

Bit 7 TIE	Description	
0	Transmit-data-empty interrupt request (TXI) is disabled $^{*}$	(Initial value)
1	Transmit-data-empty interrupt request (TXI) is enabled	
Noto: * TVI	interrupt requests can be cleared by reading the value 1 from the TDE	PE flag thon

Note: \* TXI interrupt requests can be cleared by reading the value 1 from the TDRE flag, then clearing it to 0; or by clearing the TIE bit to 0.

**Bit 6—Receive Interrupt Enable (RIE):** Enables or disables the receive-data-full interrupt (RXI) requested when the RDRF flag in SSR is set to 1 due to transfer of serial receive data from RSR to RDR; also enables or disables the receive-error interrupt (ERI).

Bit 6 RIE	Description
0	Receive-data-full (RXI) and receive-error (ERI) interrupt requests are disabled <sup>*</sup> (Initial value)
1	Receive-data-full (RXI) and receive-error (ERI) interrupt requests are enabled

Note: \* RXI and ERI interrupt requests can be cleared by reading the value 1 from the RDRF, FER, PER, or ORER flag, then clearing the flag to 0; or by clearing the RIE bit to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of SCI serial transmitting operations.

Bit 5 TE	Description	
0	Transmitting disabled <sup>*1</sup>	(Initial value)
1	Transmitting enabled <sup>*2</sup>	
Notes: 1	. The TDRE flag is fixed at 1 in SSR.	

 In the enabled state, serial transmission starts when the TDRE flag in SSR is cleared to 0 after writing of transmit data into TDR. Select the transmit format in SMR before setting the TE bit to 1.

Bit 4—Receive Enable (RE): Enables or disables the start of SCI serial receiving operations.

Bit 4 RE	Description	
0	Receiving disabled <sup>*1</sup>	(Initial value)
1	Receiving enabled <sup>*2</sup>	

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags. These flags retain their previous values.

 In the enabled state, serial receiving starts when a start bit is detected in asynchronous mode, or serial clock input is detected in synchronous mode. Select the receive format in SMR before setting the RE bit to 1.

**Bit 3—Multiprocessor Interrupt Enable (MPIE):** Enables or disables multiprocessor interrupts. The MPIE bit setting is valid only in asynchronous mode, and only if the MP bit is set to 1 in SMR. The MPIE bit setting is ignored in synchronous mode or when the MP bit is cleared to 0.

Description
Multiprocessor interrupts are disabled (normal receive operation) (Initial value)
[Clearing conditions]
The MPIE bit is cleared to 0
• MPB = 1 in received data
Multiprocessor interrupts are enabled*
Receive-data-full interrupts (RXI), receive-error interrupts (ERI), and setting of the RDRF, FER, and ORER status flags in SSR are disabled until data with the multiprocessor bit set to 1 is received.

Note: \* The SCI does not transfer receive data from RSR to RDR, does not detect receive errors, and does not set the RDRF, FER, and ORER flags in SSR. When it receives data in which MPB = 1, the SCI sets the MPB bit to 1 in SSR, automatically clears the MPIE bit to 0, enables RXI and ERI interrupts (if the TIE and RIE bits in SCR are set to 1), and allows the FER and ORER flags to be set.

**Bit 2—Transmit-End interrupt Enable (TEIE):** Enables or disables the transmit-end interrupt (TEI) requested if TDR does not contain valid transmit data when the MSB is transmitted.

Bit 2 TEIE	Description	
0	Transmit-end interrupt requests (TEI) are disabled $^{st}$	(Initial value)
1	Transmit-end interrupt requests (TEI) are enabled $^{st}$	
Note: * TEI interrupt requests can be cleared by reading the value 1 from the TDRE flag in SSR,		

Note: \* TEI interrupt requests can be cleared by reading the value 1 from the TDRE flag in SSR, then clearing the TDRE flag to 0, thereby also clearing the TEND flag to 0; or by clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0): The function of these bits differs for the normal serial communication interface and for the smart card interface. Their function is switched with the SMIF bit in SCMR.



• For serial communication interface (SMIF bit in SCMR cleared to 0) These bits select the SCI clock source and enable or disable clock output from the SCK pin.

Depending on the settings of CKE1 and CKE0, the SCK pin can be used for generic input/output, serial clock output, or serial clock input.

The CKE0 setting is valid only in asynchronous mode, and only when the SCI is internally clocked (CKE1 = 0). The CKE0 setting is ignored in synchronous mode, or when an external clock source is selected (CKE1 = 1). Select the SCI operating mode in SMR before setting the CKE1 and CKE0 bits . For further details on selection of the SCI clock source, see table 12.9 in section 12.3, Operation.

Bit 1 CKE1	Bit 0 CKE0	Description		
0	0	Asynchronous mode Internal clock, SCK pin available for generic input/output <sup>*1</sup>		
		Synchronous mode	Internal clock, SCK pin used for serial clock output*1	
0	1	Asynchronous mode	Internal clock, SCK pin used for clock output*2	
		Synchronous mode	Internal clock, SCK pin used for serial clock output	
1	0	Asynchronous mode	External clock, SCK pin used for clock input <sup>*3</sup>	
		Synchronous mode	External clock, SCK pin used for serial clock input	
1	1	Asynchronous mode	External clock, SCK pin used for clock input*3	
		Synchronous mode	External clock, SCK pin used for serial clock input	

Notes: 1. Initial value


- 2. The output clock frequency is the same as the bit rate.
- 3. The input clock frequency is 16 times the bit rate.
- For smart card interface (SMIF bit in SCMR set to 1)

These bits, together with the GM bit in SMR, determine whether the SCK pin is used for generic input/output or as the serial clock output pin.

SMR GM	Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	0	SCK pin available for generic input/output	(Initial value)
0	0	1	SCK pin used for clock output	
1	0	0	SCK pin output fixed low	
1	0	1	SCK pin used for clock output	
1	1	0	SCK pin output fixed high	
1	1	1	SCK pin used for clock output	

#### 12.2.7 Serial Status Register (SSR)

SSR is an 8-bit register containing multiprocessor bit values, and status flags that indicate the operating status of the SCI.



Notes: 1. Only 0 can be written, to clear the flag.

2. Function differs between the normal serial communication interface and the smart card interface.

The CPU can always read and write SSR, but cannot write 1 in the TDRE, RDRF, ORER, PER, and FER flags. These flags can be cleared to 0 only if they have first been read while set to 1. The TEND and MPB flags are read-only bits that cannot be written.

SSR is initialized to H'84 by a reset and in standby mode.



**Bit 7—Transmit Data Register Empty (TDRE):** Indicates that the SCI has loaded transmit data from TDR into TSR and the next serial data can be written in TDR.

Bit 7		
TDRE	Description	
0	TDR contains valid transmit data	
	[Clearing condition]	
	Read TDRE when TDRE = 1, then write 0 in TDRE	
1	TDR does not contain valid transmit data	(Initial value)
	[Setting conditions]	
	The chip is reset or enters standby mode	
	The TE bit in SCR is cleared to 0	
	TDR contents are loaded into TSR, so new data can be with the second secon	ritten in TDR

Bit 6-Receive Data Register Full (RDRF): Indicates that RDR contains new receive data.

Bit 6 RDRF	Description
0	RDR does not contain new receive data (Initial value)
	[Clearing conditions]
	The chip is reset or enters standby mode
	<ul> <li>Read RDRF when RDRF = 1, then write 0 in RDRF</li> </ul>
1	RDR contains new receive data
	[Setting condition]
	Serial data is received normally and transferred from RSR to RDR
Note:	The RDR contents and the RDRF flag are not affected by detection of receive errors or by clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDRF flag is

Note: The RDR contents and the RDRF flag are not affected by detection of receive errors or by clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDRF flag is still set to 1 when reception of the next data ends, an overrun error will occur and the receive data will be lost.

**Bit 5—Overrun Error (ORER):** Indicates that data reception ended abnormally due to an overrun error.

Bit 5		
ORER	Description	
0	Receiving is in progress or has ended normally*1	(Initial value)
	[Clearing conditions]	
	The chip is reset or enters standby mode	
	• Read ORER when ORER = 1, then write 0 in ORER	
1	A receive overrun error occurred <sup>*2</sup>	
	[Setting condition]	
	Reception of the next serial data ends when RDRF = 1	
Notes: 1.	Clearing the RE bit to 0 in SCR does not affect the ORER flag, which previous value.	retains its
2.	RDR continues to hold the receive data prior to the overrun error, so s receive data is lost. Serial receiving cannot continue while the ORER synchronous mode, serial transmitting is also disabled.	

**Bit 4—Framing Error (FER)/Error Signal Status (ERS):** The function of this bit differs for the normal serial communication interface and for the smart card interface. Its function is switched with the SMIF bit in SCMR.



• For serial communication interface (SMIF bit in SCMR cleared to 0) Indicates that data reception ended abnormally due to a framing error in asynchronous mode.

Bit 4 FER	Description
0	Receiving is in progress or has ended normally <sup>*1</sup> (Initial value)
	[Clearing conditions]
	The chip is reset or enters standby mode
	<ul> <li>Read FER when FER = 1, then write 0 in FER</li> </ul>
1	A receive framing error occurred
	[Setting condition]
	The stop bit at the end of the receive data is checked for a value of 1, and is found to be $0.^{*2}$

- Notes: 1. Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains its previous value.
  - 2. When the stop bit length is 2 bits, only the first bit is checked for a value of 1. The second stop bit is not checked. When a framing error occurs the SCI transfers the receive data into RDR but does not set the RDRF flag. Serial receiving cannot continue while the FER flag is set to 1. In synchronous mode, serial transmitting is also disabled.
- For Smart Card Interface (SMIF Bit in SCMR Set to 1)

Indicates the status of the error signal sent back from the receiving side during transmission. Framing errors are not detected in smart card interface mode.

Bit 4	Description	
ERS	Description	
0	Normal reception, no error signal*	(Initial value)
	[Clearing conditions]	
	The chip is reset or enters standby mode	
	<ul> <li>Read ERS when ERS = 1, then write 0 in ERS</li> </ul>	
1	An error signal has been sent from the receiving side indicatin parity error	
	[Setting condition]	
	The error signal is low when sampled	
Note: * Clea	aring the TE bit to 0 in SCR does not affect the ERS flag, which r	etains its previous

Note: \* Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous value.

value.

**Bit 3—Parity Error (PER):** Indicates that reception of data with parity added ended abnormally due to a parity error in asynchronous mode.

Bit 3		
PER	Description	
0	Receiving is in progress or has ended normally <sup>*1</sup>	(Initial value)
	[Clearing conditions]	
	The chip is reset or enters standby mode	
	• Read PER when PER = 1, then write 0 in PER	
1	A receive parity error occurred <sup>*2</sup>	
	[Setting condition]	
	The number of 1s in receive data, including the parity bit, does n even or odd parity setting of $O/\overline{E}$ in SMR	ot match the
Notes: 1. Clearin	ng the RE bit to 0 in SCR does not affect the PER flag, which retain	ns its previous

 When a parity error occurs the SCI transfers the receive data into RDR but does not set the RDRF flag. Serial receiving cannot continue while the PER flag is set to 1. In synchronous mode, serial transmitting is also disabled.

**Bit 2—Transmit End (TEND):** The function of this bit differs for the normal serial communication interface and for the smart card interface. Its function is switched with the SMIF bit in SCMR.

• For Serial Communication Interface (SMIF Bit in SCMR Cleared to 0)

Indicates that when the last bit of a serial character was transmitted TDR did not contain valid transmit data, so transmission has ended. The TEND flag is a read-only bit and cannot be written.

Bit 2 TEND	Description	
0	Transmission is in progress [Clearing condition] Read TDRE when TDRE = 1, then write 0 in TDRE	
1	End of transmission	(Initial value)
	[Setting conditions]	
	The chip is reset or enters standby mode	
	• The TE bit in SCR is cleared to 0	
	<ul> <li>TDRE is 1 when the last bit of a 1-byte serial transr transmitted</li> </ul>	nit character is

• For Smart Card Interface (SMIF Bit in SCMR Set to 1) Indicates that when the last bit of a serial character was transmitted TDR did not contain valid transmit data, so transmission has ended. The TEND flag is a read-only bit and cannot be written.

Bit 2 TEND	Description	
0	Transmission is in progress	
	[Clearing condition]	
	Read TDRE when TDRE = 1, then write 0 in TDRE	
1	End of transmission	(Initial value)
	[Setting conditions]	
	The chip is reset or enters standby mode	
	The TE bit is cleared to 0 in SCR and the FER/ERS bit	t is also cleared to 0
	• TDRE is 1 and FER/ERS is 0 (normal transmission) 2.	5 etu (when GM = 0)
	or 1.0 etu (when GM = 1) after a 1-byte serial characte	er is transmitted

Note: etu: Elementary time unit (time required to transmit one bit)

**Bit 1—Multiprocessor bit (MPB):** Stores the value of the multiprocessor bit in the receive data when a multiprocessor format is used in asynchronous mode. MPB is a read-only bit, and cannot be written.

#### Bit 1

MPB	Description	
0	Multiprocessor bit value in receive data is $0^*$	(Initial value)
1	Multiprocessor bit value in receive data is 1	

Note: \* If the RE bit in SCR is cleared to 0 when a multiprocessor format is selected, MPB retains its previous value.

**Bit 0—Multiprocessor Bit Transfer (MPBT):** Stores the value of the multiprocessor bit added to transmit data when a multiprocessor format in selected for transmitting in asynchronous mode.

The MPBT bit setting is ignored in synchronous mode, when a multiprocessor format is not selected, or when the SCI cannot transmit.

Bit 0 MPBT	Description	
0	Multiprocessor bit value in transmit data is 0	(Initial value)
1	Multiprocessor bit value in transmit data is 1	

### 12.2.8 Bit Rate Register (BRR)

BRR is an 8-bit register that sets the serial transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS0 and CKS1 in SMR.

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W							

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset and in standby mode.

As baud rate generator control is performed independently for each channel, different values can be set for each channel.

Table 12.3 shows examples of BRR settings in asynchronous mode. Table 12.4 shows examples of BRR settings in synchronous mode.



		φ (MHz)										
Bit Rate			2		2.09	7152		2.4	576	3		
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	0	6	-6.99	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	0	2	8.51	0	2	13.78	0	3	0.00	0	4	-2.34
31250	0	1	0.00	0	1	4.86	0	1	22.88	0	2	0.00
38400	0	1	-18.62	0	1	-14.67	0	1	0.00	_	_	_

 Table 12.3
 Examples of Bit Rates and BRR Settings in Asynchronous Mode

φ (MHz)

						÷ •	····-,					
Bit Rate		3.6	6864			4		4.9	152			5
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73
19200	0	5	0.00	0	6	-6.99	0	7	0.00	0	7	1.73
31250		_	_	0	3	0.00	0	4	-1.70	0	4	0.00
38400	0	2	0.00	0	2	8.51	0	3	0.00	0	3	1.73

	φ (MHz)											
Bit Rate			6		6.	144		7.3	728	8		
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16
31250	0	5	0.00	0	5	2.40	0	6	5.33	0	7	0.00
38400	0	4	-2.34	0	4	0.00	0	5	0.00	0	6	-6.99

#### Section 12 Serial Communication Interface

### φ (MHz)

							-					
Bit Rate		9.8	3304	10				12	12.288			
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00
9600	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
19200	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00
31250	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00

						ψι	•••• • <b>~</b> )					
Bit Rate		13				14		14.	7456	16		
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	2	230	-0.08	2	248	-0.17	3	64	0.70	3	70	0.03
150	2	168	0.16	2	181	0.16	2	191	0.00	2	207	0.16
300	2	84	-0.43	2	90	0.16	2	95	0.00	2	103	0.16
600	1	168	0.16	1	181	0.16	1	191	0.00	1	207	0.16
1200	1	84	-0.43	1	90	0.16	1	95	0.00	1	103	0.16
2400	0	168	0.16	0	181	0.16	0	191	0.00	0	207	0.16
4800	0	84	-0.43	0	90	0.16	0	95	0.00	0	103	0.16
9600	0	41	0.76	0	45	-0.93	0	47	0.00	0	51	0.16
19200	0	20	0.76	0	22	-0.93	0	23	0.00	0	25	0.16
31250	0	12	0.00	0	13	0.00	0	14	-1.70	0	15	0.00
38400	0	10	-3.82	0	10	3.57	0	11	0.00	0	12	0.16

φ (MHz)

φ (MHz)

				,					
Bit Rate			18	20					25
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)
110	3	79	-0.12	3	88	-0.25	3	110	-0.02
150	2	233	0.16	3	64	0.16	3	80	-0.47
300	2	116	0.16	2	129	0.16	2	162	0.15
600	1	233	0.16	2	64	0.16	2	80	-0.47
1200	1	116	0.16	1	129	0.16	1	162	0.15
2400	0	233	0.16	1	64	0.16	1	80	-0.47
4800	0	116	0.16	0	129	0.16	0	162	0.15
9600	0	58	-0.69	0	64	0.16	0	80	-0.47
19200	0	28	1.02	0	32	-1.36	0	40	-0.76
31250	0	17	0.00	0	19	0.00	0	24	0.00
38400	0	14	-2.34	0	15	1.73	0	19	1.73

									φ(	MHz)								
Bit Rate		2		4		8		10		13		16		18	:	20		25
(bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν
110	3	70			_	_	_		_		—		_	_	_		—	_
250	2	124	2	249	3	124	—	_	3	202	3	249	—	_	—	—	—	—
500	1	249	2	124	2	249			3	101	3	124	3	140	3	155	—	_
1k	1	124	1	249	2	124			2	202	2	249	3	69	3	77	3	97
2.5k	0	199	1	99	1	199	1	249	2	80	2	99	2	112	2	124	2	155
5k	0	99	0	199	1	99	1	124	1	162	1	199	1	224	1	249	2	77
10k	0	49	0	99	0	199	0	249	1	80	1	99	1	112	1	124	1	155
25k	0	19	0	39	0	79	0	99	0	129	0	159	0	179	0	199	0	249
50k	0	9	0	19	0	39	0	49	0	64	0	79	0	89	0	99	0	124
100k	0	4	0	9	0	19	0	24	—	—	0	39	0	44	0	49	0	62
250k	0	1	0	3	0	7	0	9	0	12	0	15	0	17	0	19	0	24
500k	0	0*	0	1	0	3	0	4	—	—	0	7	0	8	0	9	—	—
1M			0	0*	0	1	_	_	_	_	0	3	0	4	0	4	_	_
2M					0	0*	_	_	_		0	1	_	—	_	—	_	
2.5M						_	0	0*				_	_			_	_	
4M											0	0*	_	_		_	_	_

 Table 12.4
 Examples of Bit Rates and BRR Settings in Synchronous Mode

Note: Settings with an error of 1% or less are recommended.

Legend:

Blank: No setting available

- -: Setting possible, but error occurs
- \*: Continuous transmission/reception not possible



The BRR setting is calculated as follows:

Asynchronous mode:

$$N = \frac{\varphi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Synchronous mode:

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

- B: Bit rate (bit/s)
- N: BRR setting for baud rate generator ( $0 \le N \le 255$ )
- φ: System clock frequency (MHz)
- n: Baud rate generator input clock (n = 0, 1, 2, 3)(For the clock sources and values of n, see the following table.)

		SMR Settings							
n	Clock Source	CKS1	CKS0						
0	φ	0	0						
1	φ/4	0	1						
2	ф/16	1	0						
3	ф/64	1	1						

The bit rate error in asynchronous mode is calculated as follows:

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Table 12.5 shows the maximum bit rates in asynchronous mode for various system clock frequencies. Tables 12.6 and 12.7 show the maximum bit rates with external clock input.

**•** • • • • •

			Settings
φ (MHz)	Maximum Bit Rate (bit/s)	n	Ν
2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0
12	375000	0	0
12.288	384000	0	0
14	437500	0	0
14.7456	460800	0	0
16	500000	0	0
17.2032	537600	0	0
18	562500	0	0
20	625000	0	0
25	781250	0	0

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.5000	31250
2.097152	0.5243	32768
2.4576	0.6144	38400
3	0.7500	46875
3.6864	0.9216	57600
4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
20	5.0000	312500
25	6.2500	390625

 Table 12.6
 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
2	0.3333	333333.3
4	0.6667	666666.7
6	1.0000	100000.0
8	1.3333	1333333.3
10	1.6667	1666666.7
12	2.0000	200000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	300000.0
20	3.3333	333333.3
25	4.1667	4166666.7

Table 12.7         Maximum Bit Rates with External Clock Input (Synchronous Mode	<b>Table 12.7</b>	7 Maximum Bit Rates with External Clock Ing	out (Synchronous Mode)
--	-------------------	---	------------------------

## 12.3 Operation

#### 12.3.1 Overview

The SCI can carry out serial communication in two modes: asynchronous mode in which synchronization is achieved character by character, and synchronous mode in which synchronization is achieved with clock pulses. A smart card interface is also supported as a serial communication function for an IC card interface.

Selection of asynchronous or synchronous mode and the transmission format for the normal serial communication interface is made in SMR, as shown in table 12.8. The SCI clock source is selected by the  $C/\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 12.9.

For details of the procedures for switching between LSB-first and MSB-first mode and inverting the data logic level, see section 13.2.1, Smart Card Mode Register (SCMR).

For selection of the smart card interface format, see section 13.3.3, Data Format.



#### Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity and multiprocessor bits are selectable, and so is the stop bit length (1 or 2 bits). These selections determine the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, and the break state.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and can output a serial clock signal with a frequency matching the bit rate.
  - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

#### Synchronous Mode

- The communication format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rate generator, and can output a serial clock signal to external devices.
  - When an external clock is selected, the SCI operates on the input serial clock. The on-chip baud rate generator is not used.

#### **Smart Card Interface**

- One frame consists of 8-bit data and a parity bit.
- In transmitting, a guard time of at least two elementary time units (2 etu) is provided between the end of the parity bit and the start of he next frame. (An elementary time unit is the time required to transmit one bit.)
- In receiving, if a parity error is detected, a low error signal level is output for 1 etu, beginning 10.5 etu after the start bit..
- In transmitting, if an error signal is received, the same data is automatically transmitted again after at least 2 etu.
- Only asynchronous communication is supported. There is no synchronous communication function.

For details of smart card interface operation, see section 13, Smart Card Interface.

SMR Settings						SCI Communication Form			mat
Bit 7 C/Ā	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Multi- pro- cessor Bit	Parity Bit	Stop Bit Length
0	0	0	0	0	Asynchronous	8-bit data	Absent	Absent	1 bit
				1	mode				2 bits
			1	0	-			Present	1 bit
				1	_				2 bits
	1	_	0	0	-	7-bit data	-	Absent	1 bit
				1	_				2 bits
			1	0	_			Present	1 bit
				1	_				2 bits
	0	1		0	Asynchronous	8-bit data	Present	Absent	1 bit
				1	mode (multi-				2 bits
	1	_	_	0	<ul> <li>processor</li> <li>format)</li> </ul>	7-bit data	_		1 bit
			_	1	_ ,				2 bits
1	—	—	—	—	Synchronous mode	8-bit data	Absent	_	None

#### Table 12.8 SMR Settings and Serial Communication Formats

#### Table 12.9 SMR and SCR Settings and SCI Clock Source Selection

SCR S	etting		SCI Transmit/Receive clock		
Bit 1 CKE1	Bit 0 CKE0	Mode	Clock Source	SCK Pin Function	
0	) 0 Asynchronous Int		Internal	SCI does not use the SCK pin	
1		<sup>–</sup> mode		Outputs clock with frequency matching the bit rate	
1	0	-	External	Inputs clock with frequency 16 times	
	1	=		the bit rate	
1 0 0		Synchronous	Internal	Outputs the serial clock	
	1	<sup>–</sup> mode			
1	0	-	External	Inputs the serial clock	
	1	_			
	Bit 1 CKE1 0 1 0	$     \begin{array}{c}         CKE1 & CKE0 \\         \hline         CKE0 \\         \hline         1 \\         1 \\         0 \\         \hline         1 \\         0 \\         \hline         1 \\         0 \\         1         \end{array}     $	Bit 1     Bit 0     Mode       0     0     Asynchronous mode       1     0     1       0     0     Synchronous mode       1     0     1       0     0     Synchronous mode	Bit 1     Bit 0     Mode     Clock Source       0     0     Asynchronous mode     Internal       1     0     External       0     0     Synchronous mode	


#### 12.3.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with one or two stop bits. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCI are independent, so full-duplex communication is possible. The transmitter and the receiver are both double-buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 12.2 shows the general format of asynchronous serial communication. In asynchronous serial communication the communication line is normally held in the mark (high) state. The SCI monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit (high or low), and one or two stop bits (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate. Receive data is latched at the center of each bit.



### Figure 12.2 Data Format in Asynchronous Communication (Example: 8-Bit Data with Parity and 2 Stop Bits)

#### **Communication Formats**

Table 12.10 shows the 12 communication formats that can be selected in asynchronous mode. The format is selected by settings in SMR.

	SMR S	ettings		Serial Communication Format and Frame Length		
CHR	PE	MP	STOP	1 2 3 4 5 6 7 8 9 10 11 12		
0	0	0	0	S 8-bit data STOP		
0	0	0	1	S 8-bit data STOP STOP		
0	1	0	0	S 8-bit data P STOP		
0	1	0	1	S 8-bit data P STOP STOP		
1	0	0	0	S 7-bit data STOP		
1	0	0	1	S 7-bit data STOP STOP		
1	1	0	0	S 7-bit data P STOP		
1	1	0	1	S 7-bit data P STOP STOP		
0	—	1	0	S 8-bit data MPB STOP		
0	_	1	1	S 8-bit data MPB STOP STOP		
1	_	1	0	S 7-bit data MPB STOP		
1		1	1	S 7-bit data MPB STOP STOP		

Legend:

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

Rev. 2.00 Sep 20, 2005 page 384 of 800 REJ09B0260-0200



#### Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected by the  $C/\overline{A}$  bit in SMR and bits CKE1 and CKE0 in SCR. For details of SCI clock source selection, see table 12.9.

When an external clock is input at the SCK pin, it must have a frequency 16 times the desired bit rate.

When the SCI is operated on an internal clock, it can output a clock signal at the SCK pin. The frequency of this output clock is equal to the bit rate. The phase is aligned as shown in figure 12.3 so that the rising edge of the clock occurs at the center of each transmit data bit.




Figure 12.3 Phase Relationship between Output Clock and Serial Data (Asynchronous Mode)

#### **Transmitting and Receiving Data**

**SCI Initialization (Asynchronous Mode):** Before transmitting or receiving data, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and initializes TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags, or RDR, which retain their previous contents.

When an external clock is used the clock should not be stopped during initialization or subsequent operation, since operation will be unreliable in this case.

Figure 12.4 shows a sample flowchart for initializing the SCI.





Figure 12.4 Sample Flowchart for SCI Initialization



**Transmitting Serial Data (Asynchronous Mode):** Figure 12.5 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.



#### Figure 12.5 Sample Flowchart for Transmitting Serial Data

In transmitting serial data, the SCI operates as follows:

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0, the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:

- Start bit: One 0 bit is output.
- Transmit data: 7 or 8 bits are output, LSB first.
- Parity bit or multiprocessor bit: One parity bit (even or odd parity),or one multiprocessor bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output can also be selected.
- Stop bit(s): One or two 1 bits (stop bits) are output.
- Mark state: Output of 1 bits continues until the start bit of the next transmit data.
- The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads new data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.

Figure 12.6 shows an example of SCI transmit operation in asynchronous mode.




Figure 12.6 Example of SCI Transmit Operation in Asynchronous Mode (8-Bit Data with Parity and One Stop Bit)

**Receiving Serial Data (Asynchronous Mode):** Figure 12.7 shows a sample flowchart for receiving serial data and indicates the procedure to follow.




Figure 12.7 Sample Flowchart for Receiving Serial Data




Figure 12.7 Sample Flowchart for Receiving Serial Data (cont)

In receiving, the SCI operates as follows:

- The SCI monitors the communication line. When it detects a start bit (0 bit), the SCI synchronizes internally and starts receiving.
- Receive data is stored in RSR in order from LSB to MSB.
- The parity bit and stop bit are received.

After receiving these bits, the SCI carries out the following checks:

- Parity check: The number of 1s in the receive data must match the even or odd parity setting of in the  $O/\overline{E}$  bit in SMR.
- Stop bit check: The stop bit value must be 1. If there are two stop bits, only the first is checked.
- Status check: The RDRF flag must be 0, indicating that the receive data can be transferred from RSR into RDR.

If these all checks pass, the RDRF flag is set to 1 and the received data is stored in RDR. If one of the checks fails (receive error<sup>\*</sup>), the SCI operates as shown in table 12.11.

- Note: \* When a receive error occurs, further receiving is disabled. In receiving, the RDRF flag is not set to 1. Be sure to clear the error flags to 0.
- When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full interrupt (RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in SCR is also set to 1, a receive-error interrupt (ERI) is requested.

Receive Error Abbreviation		Condition	Data Transfer	
Overrun error	ORER	Receiving of next data ends while RDRF flag is still set to 1 in SSR	Receive data is not transferred from RSR to RDR	
Framing error	FER	Stop bit is 0	Receive data is transferred from RSR to RDR	
Parity error	PER	Parity of received data differs from even/odd parity setting in SMR	Receive data is transferred from RSR to RDR	

#### Table 12.11 Receive Error Conditions





Figure 12.8 shows an example of SCI receive operation in asynchronous mode.



#### 12.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single serial communication line. The processors communicate in asynchronous mode using a format with an additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A serial communication cycle consists of an ID-sending cycle that identifies the receiving processor, and a data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending cycles.

The transmitting processor starts by sending the ID of the receiving processor with which it wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to 1. When they receive data with the multiprocessor bit set to 1, receiving processors compare the data with their IDs. Processors with IDs not matching the received data skip further incoming data until they again receive data with the multiprocessor bit set to 1. Multiple processors can send and receive data in this way.

Figure 12.9 shows an example of communication among different processors using a multiprocessor format.



#### **Communication Formats**

Four formats are available. Parity bit settings are ignored when a multiprocessor format is selected. For details see table 12.10.

#### Clock

See the description of asynchronous mode.





Figure 12.9 Example of Communication among Processors using Multiprocessor Format (Sending Data H'AA to Receiving Processor A)

#### **Transmitting and Receiving Data**

**Transmitting Multiprocessor Serial Data:** Figure 12.10 shows a sample flowchart for transmitting multiprocessor serial data and indicates the procedure to follow.



- SCI initialization: the transmit data output function of the TxD pin is selected automatically.
- SCI status check and transmit data write: read SSR, check that the TDRE flag is 1, then write transmit data in TDR. Also set the MPBT flag to 0 or 1 in SSR. Finally, clear the TDRE flag to 0.
- (3) To continue transmitting serial data: after checking that the TDRE flag is 1, indicating that data can be written, write data in TDR, then clear the TDRE flag to 0.
- (4) To output a break signal at the end of serial transmission: set the DDR bit to 1 and clear the DR bit to 0, then clear the TE bit to 0 in SCR.




In transmitting serial data, the SCI operates as follows:

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0, the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

Serial transmit data is transmitted in the following order from the TxD pin:


- Start bit: One 0 bit is output.
- Transmit data: 7 or 8 bits are output, LSB first.
- Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- Stop bit(s): One or two 1 bits (stop bits) are output.
- Mark state: Output of 1 bits continues until the start bit of the next transmit data.
- The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI loads new data from TDR into TSR, outputs the stop bit, then begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs the stop bit, then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.


Figure 12.11 shows an example of SCI transmit operation using a multiprocessor format.



# Figure 12.11 Example of SCI Transmit Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

**Receiving Multiprocessor Serial Data:** Figure 12.12 shows a sample flowchart for receiving multiprocessor serial data and indicates the procedure to follow.





- set the MPIE bit to 1 in SCR.
- (3) SCI status check and ID check: read SSR, check that the RDRF flag is set to 1, then read data from RDR and compare it with the processor's own ID. If the ID does not match, set the MPIE bit to 1 again and clear the RDRF flag to 0. If the ID matches, clear the RDRF flag to 0.
- (4) SCI status check and data receiving: read SSR, check that the RDRF flag is set to 1, then read data from RDR.
- (5) Receive error handling and break if a receive error occurs, read the ORER and FER flags in SSR to identify the error. After executing the necessary error handling, clear the ORER and FER flags both to 0. Receiving cannot resume while either the ORER or FER flag remains set to 1. When a framing error occurs, the RxD pin can be read to detect the



Rev. 2.00 Sep 20, 2005 page 396 of 800 REJ09B0260-0200




Figure 12.12 Sample Flowchart for Receiving Multiprocessor Serial Data (cont)




Figure 12.13 shows an example of SCI receive operation using a multiprocessor format.

Figure 12.13 Example of SCI Receive Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

#### 12.3.4 Synchronous Operation

In synchronous mode, the SCI transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCI transmitter and receiver share the same clock but are otherwise independent, so fullduplex communication is possible. The transmitter and the receiver are also double-buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 12.14 shows the general format in synchronous serial communication.




Figure 12.14 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is placed on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rise of the serial clock. In each character, the serial data bits are transferred in order from LSB (first) to MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In synchronous mode the SCI receives data by synchronizing with the rise of the serial clock.

#### **Communication Format**

The data length is fixed at 8 bits. No parity bit or multiprocessor bit can be added.

#### Clock

An internal clock generated by the on-chip baud rate generator or an external clock input from the SCK pin can be selected by means of the C/ $\overline{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR. See table 12.9 for details of SCI clock source selection.

When the SCI operates on an internal clock, it outputs the clock source at the SCK pin. Eight clock pulses are output per transmitted or received character. When the SCI is not transmitting or receiving, the clock signal remains in the high state. If receiving in single-character units is required, an external clock should be selected.


#### **Transmitting and Receiving Data**

**SCI Initialization (Synchronous Mode):** Before transmitting or receiving data, clear the TE and RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to 0 before following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and initializes TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER flags, or RDR, which retain their previous contents.

Figure 12.15 shows a sample flowchart for initializing the SCI.





- (1) Set the clock source in SCR. Clear the RIE, TIE, TEIE, MPIE, TE, and RE bits to 0.\*
- (2) Set the communication format in SMR.
- (3) Write the value corresponding to the bit rate in BRR. This step is not necessary when an external clock is used.
- (4) Wait for at least the interval required to transmit or receive one bit, then set the TE or RE bit to 1 in SCR.\* Set the RIE, TIE, TEIE, and MPIE bits as necessary. Setting the TE or RE bit enables the SCI to use the TxD or RxD pin.

or set to 1 simultaneously.

#### Figure 12.15 Sample Flowchart for SCI Initialization

**Transmitting Serial Data (Synchronous Mode):** Figure 12.16 shows a sample flowchart for transmitting serial data and indicates the procedure to follow.




Figure 12.16 Sample Flowchart for Serial Transmitting

In transmitting serial data, the SCI operates as follows.

- The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0, the SCI recognizes that TDR contains new data, and loads this data from TDR into TSR.
- After loading the data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt (TXI) at this time.

If clock output is selected, the SCI outputs eight serial clock pulses. If an external clock source is selected, the SCI outputs data in synchronization with the input clock. Data is output from the TxD pin in order from LSB (bit 0) to MSB (bit 7).

- The SCI checks the TDRE flag when it outputs the MSB (bit 7). If the TDRE flag is 0, the SCI loads data from TDR into TSR and begins serial transmission of the next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, and after transmitting the MSB, holds the TxD pin in the MSB state. If the TEIE bit is set to 1 in SCR, a transmit-end interrupt (TEI) is requested at this time.
- After the end of serial transmission, the SCK pin is held in a constant state.





Figure 12.17 shows an example of SCI transmit operation.

Figure 12.17 Example of SCI Transmit Operation

**Receiving Serial Data (Synchronous Mode):** Figure 12.18 shows a sample flowchart for receiving serial data and indicates the procedure to follow. When switching from asynchronous to synchronous mode. make sure that the ORER, PER, and FER flags are cleared to 0. If the FER or

PER flag is set to 1 the RDRF flag will not be set and both transmitting and receiving will be disabled.








Figure 12.18 Sample Flowchart for Serial Receiving (cont)

In receiving, the SCI operates as follows:

- The SCI synchronizes with serial clock input or output and synchronizes internally.
- Receive data is stored in RSR in order from LSB to MSB.

After receiving the data, the SCI checks that the RDRF flag is 0, so that receive data can be transferred from RSR to RDR. If this check passes, the RDRF flag is set to 1 and the received data is stored in RDR. If the checks fails (receive error), the SCI operates as shown in table 12.11.

When a receive error has been identified in the error check, subsequent transmit and receive operations are disabled.

• When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full interrupt (RXI) is requested. If the ORER flag is set to 1 and the RIE bit in SCR is also set to 1, a receive-error interrupt (ERI) is requested.

Figure 12.19 shows an example of SCI receive operation.




Figure 12.19 Example of SCI Receive Operation



**Transmitting and Receiving Data Simultaneously (Synchronous Mode):** Figure 12.20 shows a sample flowchart for transmitting and receiving serial data simultaneously and indicates the procedure to follow.




Figure 12.20 Sample Flowchart for Simultaneous Serial Transmitting and Receiving

### 12.4 SCI Interrupts

The SCI has four interrupt request sources: transmit-end interrupt (TEI), receive-error (ERI), receive-data-full (RXI), and transmit-data-empty interrupt (TXI). Table 12.12 lists the interrupt sources and indicates their priority. These interrupts can be enabled or disabled by the TIE, RIE, and TEIE bits in SCR. Each interrupt request is sent separately to the interrupt controller.

A TXI interrupt is requested when the TDRE flag is set to 1 in SSR. A TEI interrupt is requested when the TEND flag is set to 1 in SSR.

An RXI interrupt is requested when the RDRF flag is set to 1 in SSR. An ERI interrupt is requested when the ORER, PER, or FER flag is set to 1 in SSR.

Interrupt Source	Description	Priority
ERI	Receive error (ORER, FER, or PER)	High
RXI	Receive data register full (RDRF)	
TXI	Transmit data register empty (TDRE)	
TEI	Transmit end (TEND)	Low



#### 12.5 Usage Notes

#### 12.5.1 Notes on Use of SCI

Note the following points when using the SCI.

**TDR Write and TDRE Flag:** The TDRE flag in SSR is a status flag indicating the loading of transmit data from TDR to TSR. The SCI sets the TDRE flag to 1 when it transfers data from TDR to TSR.

Data can be written into TDR regardless of the state of the TDRE flag. If new data is written in TDR when the TDRE flag is 0, the old data stored in TDR will be lost because this data has not yet been transferred to TSR. Before writing transmit data in TDR, be sure to check that the TDRE flag is set to 1.

**Simultaneous Multiple Receive Errors:** Table 12.13 shows the state of the SSR status flags when multiple receive errors occur simultaneously. When an overrun error occurs the RSR contents are not transferred to RDR, so receive data is lost.

SSR St	atus Flags	5	Receive Data Transfer		
RF ORER	FER	PER	$RSR \rightarrow RDR$	<b>Receive Errors</b>	
1	0	0	×	Overrun error	
0	1	0	0	Framing error	
0	0	1	0	Parity error	
1	1	0	×	Overrun error + framing error	
1	0	1	×	Overrun error + parity error	
0	1	1	0	Framing error + parity error	
1	1	1	×	Overrun error + framing error + parity error	

#### Table 12.13 SSR Status Flags and Transfer of Receive Data

Notes: O: Receive data is transferred from RSR to RDR.

 $\times:$  Receive data is not transferred from RSR to RDR.

**Break Detection and Processing:** Break signals can be detected by reading the RxD pin directly when a framing error (FER) is detected. In the break state the input from the RxD pin consists of all 0s, so the FER flag is set and the parity error flag (PER) may also be set. In the break state the SCI receiver continues to operate, so if the FER flag is cleared to 0 it will be set to 1 again.


**Sending a Break Signal:** The input/output condition and level of the TxD pin are determined by DR and DDR bits. This feature can be used to send a break signal.

After the serial transmitter is initialized, the DR value substitutes for the mark state until the TE bit is set to 1 (the TxD pin function is not selected until the TE bit is set to 1). The DDR and DR bits should therefore be set to 1 beforehand.

To send a break signal during serial transmission, clear the DR bit to 0, then clear the TE bit to 0. When the TE bit is cleared to 0 the transmitter is initialized, regardless of its current state, so the TxD pin becomes an input/output outputting the value 0.

**Receive Error Flags and Transmitter Operation (Synchronous Mode Only):** When a receive error flag (ORER, PER, or FER) is set to 1 the SCI will not start transmitting, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 when starting to transmit. Note that clearing the RE bit to 0 does not clear the receive error flags to 0.

**Receive Data Sampling Timing in Asynchronous Mode and Receive Margin:** In asynchronous mode the SCI operates on a base clock with 16 times the bit rate frequency. In receiving, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth base clock pulse. See figure 12.21.





The receive margin in asynchronous mode can therefore be expressed as shown in equation (1).

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\% \quad \dots \dots (1)$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (D = 0 to 1.0)

- L: Frame length (L = 9 to 12)
- F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation (2).

When D = 0.5 and F = 0:

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

#### **Restrictions on Use of an External Clock Source:**

When an external clock source is used for the serial clock, after updates TDR, allow an inversion of at least five system clock (φ) cycles before input of the serial clock to start transmitting. If the serial clock is input within four states of the TDR update, a malfunction may occur. (See figure 12.22)




Figure 12.22 Example of Synchronous Transmission

#### Switching from SCK Pin Function to Port Pin Function:

- Problem in Operation: When switching the SCK pin function to the output port function (high-level output) by making the following settings while DDR = 1, DR = 1, C/A = 1, CKE1 = 0, CKE0 = 0, and TE = 1 (synchronous mode), low-level output occurs for one half-cycle.
- 1. End of serial data transmission
- 2. TE bit = 0
- 3.  $C/\overline{A}$  bit = 0 ... switchover to port output
- 4. Occurrence of low-level output (see figure 12.23)





Figure 12.23 Operation when Switching from SCK Pin Function to Port Pin Function



• Sample Procedure for Avoiding Low-Level Output: As this sample procedure temporarily places the SCK pin in the input state, the SCK/port pin should be pulled up beforehand with an external circuit.

With DDR = 1, DR = 1,  $C/\overline{A}$  = 1, CKE1 = 0, CKE0 = 0, and TE = 1, make the following settings in the order shown.

- 1. End of serial data transmission
- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4.  $C/\overline{A}$  bit = 0 ... switchover to port output
- 5. CKE1 bit = 0



#### Figure 12.24 Operation when Switching from SCK Pin Function to Port Pin Function (Example of Preventing Low-Level Output)



## Section 13 Smart Card Interface

### 13.1 Overview

The SCI supports an IC card (smart card) interface handling ISO/IEC7816-3 (Identification Card) character transmission as a serial communication interface expansion function.

Switchover between the normal serial communication interface and the smart card interface is controlled by a register setting.

#### 13.1.1 Features

Features of the smart card interface supported by the H8/3024 Group are listed below.

- Asynchronous communication
  - Data length: 8 bits
  - Parity bit generation and checking
  - Transmission of error signal (parity error) in receive mode
  - Error signal detection and automatic data retransmission in transmit mode
  - Direct convention and inverse convention both supported
- Built-in baud rate generator allows any bit rate to be selected
- Three interrupt sources
  - There are three interrupt sources—transmit-data-empty, receive-data-full, and transmit/receive error—that can issue requests independently.

#### 13.1.2 Block Diagram

Figure 13.1 shows a block diagram of the smart card interface.




Figure 13.1 Block Diagram of Smart Card Interface



#### 13.1.3 Pin Configuration

Table 13.1 shows the smart card interface pins.

#### Table 13.1 Smart Card Interface Pins

Pin Name	Abbreviation	I/O	Function
Serial clock pin	SCK	I/O	Clock input/output
Receive data pin	RxD	Input	Receive data input
Transmit data pin	TxD	Output	Transmit data output

#### 13.1.4 Register Configuration

The smart card interface has the internal registers listed in table 13.2. The BRR, TDR, and RDR registers have their normal serial communication interface functions, as described in section 12, Serial Communication Interface.

Channel	Address <sup>*1</sup>	Name	Abbreviation	R/W	Initial Value
0	H'FFFB0	Serial mode register	SMR	R/W	H'00
	H'FFFB1	Bit rate register	BRR	R/W	H'FF
	H'FFFB2	Serial control register	SCR	R/W	H'00
	H'FFFB3	Transmit data register	TDR	R/W	H'FF
	H'FFFB4	Serial status register	SSR	R/(W)*2	H'84
	H'FFFB5	Receive data register	RDR	R	H'00
	H'FFFB6	Smart card mode register	SCMR	R/W	H'F2
1	H'FFFB8	Serial mode register	SMR	R/W	H'00
	H'FFFB9	Bit rate register	BRR	R/W	H'FF
	H'FFFBA	Serial control register	SCR	R/W	H'00
	H'FFFBB	Transmit data register	TDR	R/W	H'FF
	H'FFFBC	Serial status register	SSR	R/(W)*2	H'84
	H'FFFBD	Receive data register	RDR	R	H'00
	H'FFFBE	Smart card mode register	SCMR	R/W	H'F2

#### Table 13.2 Smart Card Interface Registers

Notes: 1. Lower 20 bits of the address in advanced mode.


2. Only 0 can be written in bits 7 to 3, to clear the flags.

### **13.2** Register Descriptions

This section describes the new or modified registers and bit functions in the smart card interface.

#### 13.2.1 Smart Card Mode Register (SCMR)

SCMR is an 8-bit readable/writable register that selects smart card interface functions.



Smart card data transfer direction Selects the serial/parallel conversion format

SCMR is initialized to H'F2 by a reset and in standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

**Bit 3—Smart Card Data Transfer Direction (SDIR):** Selects the serial/parallel conversion format.<sup>\*1</sup>

Bit 3 SDIR	Description	
0	TDR contents are transmitted LSB-first	(Initial value)
	Receive data is stored LSB-first in RDR	
1	TDR contents are transmitted MSB-first	
	Receive data is stored MSB-first in RDR	

**Bit 2—Smart Card Data Invert (SINV):** Specifies inversion of the data logic level. This function is used in combination with the SDIR bit to communicate with inverse-convention cards.<sup>\*2</sup> The SINV bit does not affect the logic level of the parity bit. For parity settings, see section 13.3.4, Register Settings.

Bit 2 SINV	Description	
0	Unmodified TDR contents are transmitted	(Initial value)
	Receive data is stored unmodified in RDR	
1	Inverted TDR contents are transmitted	
	Receive data is inverted before storage in RDR	

Bit 1—Reserved: Read-only bit, always read as 1.


Bit 0-Smart Card Interface Mode Select (SMIF): Enables the smart card interface function.

Bit 0		
SMIF	Description	
0	Smart card interface function is disabled	(Initial value)
1	Smart card interface function is enabled	

- Notes: 1. The function for switching between LSB-first and MSB-first mode can also be used with the normal serial communication interface. Note that when the communication format data length is set to 7 bits and MSB-first mode is selected for the serial data to be transferred, bit 0 of TDR is not transmitted, and only bits 7 to 1 of the received data are valid.
  - 2. The data logic level inversion function can also be used with the normal serial communication interface. Note that, when inverting the serial data to be transferred, parity transmission and parity checking is based on the number of high-level periods at the serial data I/O pin, and not on the register value.

#### 13.2.2 Serial Status Register (SSR)

The function of SSR bit 4 is modified in smart card interface mode. This change also causes a modification to the setting conditions for bit 2 (TEND).



Note: \* Only 0 can be written, to clear the flag.

**Bits 7 to 5:** These bits operate as in normal serial communication. For details see section 12.2.7, Serial Status Register (SSR).

**Bit 4—Error Signal Status (ERS):** In smart card interface mode, this flag indicates the status of the error signal sent from the receiving device to the transmitting device. The smart card interface does not detection framing errors.

Bit 4	
ERS	Description
0	Indicates normal transmission, with no error signal returned (Initial value)
	[Clearing conditions]
	The chip is reset, or enters standby mode or module stop mode
	• Software reads ERS while it is set to 1, then writes 0.
1	Indicates that the receiving device sent an error signal reporting a parity error
	[Setting condition]
	A low error signal was sampled.
Note:	Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous

Note: Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous value.

**Bits 3 to 0:** These bits operate as in normal serial communication. For details see section 12.2.7, Serial Status Register (SSR). The setting conditions for transmit end (TEND), however, are modified as follows.

Bit 2 TEND	Description					
0	Transmission is in progress					
	[Clearing condition]					
	Software reads TDRE while it is set to 1, then writes 0 in the TDRE flag.					
1	End of transmission					
	[Setting conditions] (Initial value)					
	The chip is reset or enters standby mode.					
	<ul> <li>The TE bit and FER/ERS bit are both cleared to 0 in SCR.</li> </ul>					
	<ul> <li>TDRE is 1 and FER/ERS is 0 at a time 2.5 etu after the last bit of a 1-byte serial character is transmitted (normal transmission).</li> </ul>					

Note: An etu (elementary time unit) is the time needed to transmit one bit.

#### 13.2.3 Serial Mode Register (SMR)

The function of SMR bit 7 is modified in smart card interface mode. This change also causes a modification to the function of bits 1 and 0 in the serial control register (SCR).

Bit	7	6	5	4	3	2	1	0
	GM	CHR	PE	O/E	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bit 7—GSM Mode (GM):** With the normal smart card interface, this bit is cleared to 0. Setting this bit to 1 selects GSM mode, an additional mode for controlling the timing for setting the TEND flag that indicates completion of transmission, and the type of clock output used. The details of the additional clock output control mode are specified by the CKE1 and CKE0 bits in the serial control register (SCR).

Bit 7 GM	Description	
0	Normal smart card interface mode operation	
	• The TEND flag is set 12.5 etu after the beginning of the start bit.	
	Clock output on/off control only.	(Initial value)
1	GSM mode smart card interface mode operation	
	• The TEND flag is set 11.0 etu after the beginning of the start bit.	
	Clock output on/off and fixed-high/fixed-low control.	

**Bits 6 to 0:** These bits operate as in normal serial communication. For details see section 12.2.5, Serial Mode Register (SMR).

#### 13.2.4 Serial Control Register (SCR)

The function of SCR bits 1 and 0 is modified in smart card interface mode.

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Bits 7 to 2:** These bits operate as in normal serial communication. For details see section 12.2.6, Serial Control Register (SCR).

**Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0):** These bits select the SCI clock source and enable or disable clock output from the SCK pin. In smart card interface mode, it is possible to specify a fixed high level or fixed low level for the clock output, in addition to the usual switching between enabling and disabling of the clock output.

Bit 7 GM	Bit 1 CKE1	Bit 0 CKE0	Description	
0	0	0	Internal clock/SCK pin is I/O port	(Initial value)
		1	Internal clock/SCK pin is clock output	
1		0	Internal clock/SCK pin is fixed at low output	
		1	Internal clock/SCK pin is clock output	
	1	0	Internal clock/SCK pin is fixed at high output	
		1	Internal clock/SCK pin is clock output	

### 13.3 Operation

#### 13.3.1 Overview

The main features of the smart card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (elementary time units: the time for transfer of one bit) is provided between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for 1 etu period 10.5 etu after the start bit.
- If an error signal is detected during transmission, the same data is transmitted automatically after the elapse of 2 etu or longer.
- Only asynchronous communication is supported; there is no synchronous communication function.

#### 13.3.2 Pin Connections


Figure 13.2 shows a pin connection diagram for the smart card interface.


In communication with a smart card, since both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should both be connected to this line. The data transmission line should be pulled up to  $V_{CC}$  with a resistor.

When the smart card uses the clock generated on the smart card interface, the SCK pin output is input to the CLK pin of the smart card. If the smart card uses an internal clock, this connection is unnecessary.

The reset signal should be output from one of the H8/3024 Group's generic ports.

In addition to these pin connections. power and ground connections will normally also be necessary.





Note: Setting both TE and RE to 1 without connecting a smart card enables closed transmission/reception, allowing self-diagnosis to be carried out.

#### 13.3.3 Data Format

Figure 13.3 shows the smart card interface data format. In reception in this mode, a parity check is carried out on each frame, and if an error is detected an error signal is sent back to the transmitting device to request retransmission of the data. In transmission, the error signal is sampled and the same data is retransmitted.






Figure 13.3 Smart Card Interface Data Format

The operating sequence is as follows.

- 1. When the data line is not in use it is in the high-impedance state, and is fixed high with a pullup resistor.
- 2. The transmitting device starts transfer of one frame of data. The data frame starts with a start bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- 3. With the smart card interface, the data line then returns to the high-impedance state. The data line is pulled high with a pull-up resistor.
- 4. The receiving device carries out a parity check. If there is no parity error and the data is received normally, the receiving device waits for reception of the next data. If a parity error occurs, however, the receiving device outputs an error signal (DE, low-level) to request retransmission of the data. After outputting the error signal for the prescribed length of time, the receiving device places the signal line in the high-impedance state again. The signal line is pulled high again by a pull-up resistor.
- 5. If the transmitting device does not receive an error signal, it proceeds to transmit the next data frame. If it receives an error signal, however, it returns to step 2 and transmits the same data again.

#### 13.3.4 Register Settings

Table 13.3 shows a bit map of the registers used in the smart card interface. Bits indicated as 0 or 1 must be set to the value shown. The setting of other bits is described in this section.

		Bit							
Register	Address*1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SMR	H'FFFB0	GM	0	1	O/E	1	0	CKS1	CKS0
BRR	H'FFFB1	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
SCR	H'FFFB2	TIE	RIE	TE	RE	0	0	CKE1*2	CKE0
TDR	H'FFFB3	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
SSR	H'FFFB4	TDRE	RDRF	ORER	ERS	PER	TEND	0	0
RDR	H'FFFB5	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
SCMR	H'FFFB6	—			_	SDIR	SINV	_	SMIF

Table 13.3	Smart Card	Interface	Register	Settings
------------	------------	-----------	----------	----------

Notes: - Unused bit.

1. Lower 20 bits of the address in advanced mode.

2. When GM is cleared to 0 in SMR, the CKE1 bit must also be cleared to 0.

**Serial Mode Register (SMR) Settings:** Clear the GM bit to 0 when using the normal smart card interface mode, or set to 1 when using GSM mode. Clear the  $O/\overline{E}$  bit to 0 if the smart card is of the direct convention type, or set to 1 if of the inverse convention type.

Bits CKS1 and CKS0 select the clock source of the built-in baud rate generator. See section 13.3.5, Clock.

**Bit Rate Register (BRR) Settings:** BRR is used to set the bit rate. See section 13.3.5, Clock, for the method of calculating the value to be set.

Serial Control Register (SCR) Settings: The TIE, RIE, TE, and RE bits have their normal serial communication functions. See section 12, Serial Communication Interface, for details. The CKE1 and CKE0 bits specify clock output. To disable clock output, clear these bits to 00; to enable clock output, set these bits to 01. Clock output is performed when the GM bit is set to 1 in SMR. Clock output can also be fixed low or high.

**Smart Card Mode Register (SCMR) Settings:** Clear both the SDIR bit and SINV bit cleared to 0 if the smart card is of the direct convention type, and set both to 1 if of the inverse convention type. To use the smart card interface, set the SMIF bit to 1.

The register settings and examples of starting character waveforms are shown below for two smart cards, one following the direct convention and one the inverse convention.

1. Direct Convention (SDIR = SINV = 
$$O/\overline{E} = 0$$
)

With the direct convention type, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order. In the example above, the first character data is H'3B. The parity bit is 1, following the even parity rule designated for smart cards.

2. Inverse Convention (SDIR = SINV = 
$$O/\overline{E} = 1$$
)

										State
Ds	D7	D6	D5	D4	D3	D2	D1	D0	Dp	

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. In the example above, the first character data is H'3F. The parity bit is 0, corresponding to state Z, following the even parity rule designated for smart cards.

In the H8/3024 Group, inversion specified by the SINV bit applies only to the data bits, D7 to D0. For parity bit inversion, the  $O/\overline{E}$  bit in SMR must be set to odd parity mode. This applies to both transmission and reception.

#### 13.3.5 Clock

Only an internal clock generated by the on-chip baud rate generator can be used as the transmit/receive clock for the smart card interface. The bit rate is set with the bit rate register (BRR) and the CKS1 and CKS0 bits in the serial mode register (SMR). The equation for calculating the bit rate is shown below. Table 13.5 shows some sample bit rates.

If clock output is selected with CKE0 set to 1, a clock with a frequency of 372 times the bit rate is output from the SCK pin.

$$B = \frac{\phi}{1488 \times 2^{2n-1} \times (N+1)} \times 10^{6}$$

where, N: BRR setting  $(0 \le N \le 255)$ B: Bit rate (bit/s)  $\phi$ : Operating frequency (MHz) n: See table 13.4

#### Table 13.4 n-Values of CKS1 and CKS0 Settings

n	CKS1	CKS0
0	0	0
1	_	1
2	1	0
3	_	1

Note: If the gear function is used to divide the clock frequency, use the divided frequency to calculate the bit rate. The equation above applies directly to 1/1 frequency division.

<b>Table 13.5</b>	Bit Rates (bits/s) for	Various BRR Settings (When n = 0)
-------------------	------------------------	-----------------------------------

		φ (MHz)								
Ν	7.1424	10.00	10.7136	13.00	14.2848	16.00	18.00	25.00		
0	9600.0	13440.9	14400.0	17473.1	19200.0	21505.4	24193.5	33602.2		
1	4800.0	6720.4	7200.0	8736.6	9600.0	10752.7	12096.8	16801.1		
2	3200.0	4480.3	4800.0	5824.4	6400.0	7168.5	8064.5	11200.7		

Note: Bit rates are rounded off to two decimal places.

Rev. 2.00 Sep 20, 2005 page 428 of 800 REJ09B0260-0200

The following equation calculates the bit rate register (BRR) setting from the operating frequency and bit rate. N is an integer from 0 to 255, specifying the value with the smaller error.

$$N = \frac{\phi}{1488 \times 2^{2n-1} \times B} \times 10^6 - 1$$

 Table 13.6
 BRR Settings for Typical Bit Rates (bits/s) (When n = 0)

	φ (MHz)								
	7.1424	10.00	10.7136	13.00	14.2848	16.00	18.00	25.0	
bit/s	N Error								
9600	0 0.00	1 30	1 25	1 8.99	1 0.00	1 12.01	2 15.99	3 12.49	

 Table 13.7
 Maximum Bit Rates for Various Frequencies (Smart Card Interface Mode)

φ (MHz)	Maximum Bit Rate (bits/s)	Ν	n	
7.1424	9600	0	0	
10.00	13441	0	0	
10.7136	14400	0	0	
13.00	17473	0	0	
14.2848	19200	0	0	
16.00	21505	0	0	
18.00	24194	0	0	
20.00	26882	0	0	
25.00	33602	0	0	

The bit rate error is given by the following equation:

Error (%) = 
$$\left(\frac{\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1\right) \times 100$$

#### 13.3.6 Transmitting and Receiving Data

**Initialization:** Before transmitting or receiving data, the smart card interface must be initialized as described below. Initialization is also necessary when switching from transmit mode to receive mode, or vice versa.

- 1. Clear the TE and RE bits to 0 in the serial control register (SCR).
- 2. Clear error flags ERS, PER, and ORER to 0 in the serial status register (SSR).
- 3. Set the parity bit  $(O/\overline{E})$  and baud rate generator select bits (CKS1 and CKS0) in the serial mode register (SMR). Clear the C/ $\overline{A}$ , CHR, and MP bits to 0, and set the STOP and PE bits to 1.
- Set the SMIF, SDIR, and SINV bits in the smart card mode register (SCMR).
   When the SMIF bit is set to 1, the TxD pin and RxD pin are both switched from port to SCI pin functions and go to the high-impedance state.
- 5. Set a value corresponding to the desired bit rate in the bit rate register (BRR).
- 6. Set the CKE0 bit in SCR. Clear the TIE, RIE, TE, RE, MPIE, TEIE, and CKE1 bits to 0. If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- 7. Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE bit and RE bit at the same time, except for self-diagnosis.

**Transmitting Serial Data:** As data transmission in smart card mode involves error signal sampling and retransmission processing, the processing procedure is different from that for the normal SCI. Figure 13.5 shows a sample transmission processing flowchart.

- 1. Perform smart card interface mode initialization as described in Initialization above.
- 2. Check that the ERS error flag is cleared to 0 in SSR.
- 3. Repeat steps 2 and 3 until it can be confirmed that the TEND flag is set to 1 in SSR.
- 4. Write the transmit data in TDR, clear the TDRE flag to 0, and perform the transmit operation. The TEND flag is cleared to 0.
- 5. To continue transmitting data, go back to step 2.
- 6. To end transmission, clear the TE bit to 0.

The above processing may include interrupt handling.

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and interrupt requests are enabled, a transmit-data-empty interrupt (TXI) will be requested. If an error occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a transmit/receive-error interrupt (ERI) will be requested.

The timing of TEND flag setting depends on the GM bit in SMR.

Figure 13.4 shows timing of TEND flag setting.

For details, see Interrupt Operations in this section.




Figure 13.4 Timing of TEND Flag Setting






Figure 13.5 Sample Transmission Processing Flowchart






Figure 13.6 Relation Between Transmit Operation and Internal Registers





**Receiving Serial Data:** Data reception in smart card mode uses the same processing procedure as for the normal SCI. Figure 13.8 shows a sample reception processing flowchart.

- 1. Perform smart card interface mode initialization as described in Initialization above.
- 2. Check that the ORER flag and PER flag are cleared to 0 in SSR. If either is set, perform the appropriate receive error handling, then clear both the ORER and the PER flag to 0.
- 3. Repeat steps 2 and 3 until it can be confirmed that the RDRF flag is set to 1.
- 4. Read the receive data from RDR.
- 5. To continue receiving data, clear the RDRF flag to 0 and go back to step 2.

6. To end reception, clear the RE bit to 0.




Figure 13.8 Sample Reception Processing Flowchart

The above procedure may include interrupt handling.

If reception ends and the RDRF flag is set to 1 while the RIE bit is set to 1 and interrupt requests are enabled, a receive-data-full interrupt (RXI) will be requested. If an error occurs in reception and either the ORER flag or the PER flag is set to 1, a transmit/receive-error interrupt (ERI) will be requested.

For details, see Interrupt Operations in this section.

If a parity error occurs during reception and the PER flag is set to 1, the received data is transferred to RDR, so the erroneous data can be read.



**Switching Modes:** When switching from receive mode to transmit mode, first confirm that the receive operation has been completed, then start from initialization, clearing RE to 0 and setting TE to 1. The RDRF, PER, or ORER flag can be used to check that the receive operation has been completed.

When switching from transmit mode to receive mode, first confirm that the transmit operation has been completed, then start from initialization, clearing TE to 0 and setting RE to 1. The TEND flag can be used to check that the transmit operation has been completed.

**Fixing Clock Output:** When the GM bit is set to 1 in SMR, clock output can be fixed by means of the CKE1 and CKE0 bits in SCR. The minimum clock pulse width can be set to the specified width in this case.

Figure 13.9 shows the timing for fixing clock output. In this example, GM = 1, CKE1 = 0, and the CKE0 bit is controlled.




Figure 13.9 Timing for Fixing Cock Output

**Interrupt Operations:** The smart card interface has three interrupt sources: transmit-data-empty (TXI), transmit/receive-error (ERI), and receive-data-full (RXI). The transmit-end interrupt request (TEI) is not available in smart card mode.

A TXI interrupt is requested when the TEND flag is set to 1 in SSR. An RXI interrupt is requested when the RDRF flag is set to 1 in SSR. An ERI interrupt is requested when the ORER, PER, or ERS flag is set to 1 in SSR. These relationships are shown in table 13.8.

<b>Operating State</b>		Flag	Enable Bit	Interrupt Source
Transmit Mode	Normal operation	TEND	TIE	ТХІ
	Error	ERS	RIE	ERI
Receive Mode	Normal operation	RDRF	RIE	RXI
	Error	PER, ORER	RIE	ERI

#### Table 13.8 Smart Card Interface Mode Operating States and Interrupt Sources

**Examples of Operation in GSM Mode:** When switching between smart card interface mode and software standby mode, use the following procedures to maintain the clock duty cycle.

- Switching from smart card interface mode to software standby mode
- 1. Set the P9<sub>4</sub> data register (DR) and data direction register (DDR) to the values for the fixed output state in software standby mode.
- 2. Write 0 in the TE and RE bits in the serial control register (SCR) to stop transmit/receive operations. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.
- 3. Write 0 in the CKE0 bit in SCR to stop the clock.
- 4. Wait for one serial clock cycle. During this period, the duty cycle is preserved and clock output is fixed at the specified level.
- 5. Write H'00 in the serial mode register (SMR) and smart card mode register (SCMR).
- 6. Make the transition to the software standby state.
- Returning from software standby mode to smart card interface mode
- 1'. Clear the software standby state.
- 2'. Set the CKE1 bit in SCR to the value for the fixed output state at the start of software standby (the current  $P9_4$  pin state).
- 3'. Set smart card interface mode and output the clock. Clock signal generation is started with the normal duty cycle.




Figure 13.10 Procedure for Stopping and Restarting the Clock

Use the following procedure to secure the clock duty cycle after powering on.

- 1. The initial state is port input and high-impedance. Use pull-up or pull-down resistors to fix the potential.
- 2. Fix at the output specified by the CKE1 bit in SCR.
- 3. Set SMR and SCMR, and switch to smart card interface mode operation.
- 4. Set the CKE0 bit to 1 in SCR to start clock output.

### 13.4 Usage Notes

The following points should be noted when using the SCI as a smart card interface.

**Receive Data Sampling Timing and Receive Margin in Smart Card Interface Mode:** In smart card interface mode, the SCI operates on a base clock with a frequency of 372 times the transfer rate. In reception, the SCI synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the 186th base clock pulse. The timing is shown in figure 13.11.




Figure 13.11 Receive Data Sampling Timing in Smart Card Interface Mode

The receive margin can therefore be expressed as follows.

Receive margin in smart card interface mode:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

- M: Receive margin (%)
- N: Ratio of clock frequency to bit rate (N = 372)
- D: Clock duty cycle (L = 0 to 1.0)
- L: Frame length (L = 10)
- F: Absolute deviation of clock frequency

From the above equation, if F = 0 and D = 0.5, the receive margin is as follows.

When D = 0.5 and F = 0:



**Retransmission:** Retransmission is performed by the SCI in receive mode and transmit mode as described below.

- Retransmission when SCI is in Receive Mode Figure 13.12 illustrates retransmission when the SCI is in receive mode.
- 1. If an error is found when the received parity bit is checked, the PER bit is automatically set to 1. If the RIE bit in SCR is set to the enable state, an ERI interrupt is requested. The PER bit should be cleared to 0 in SSR before the next parity bit sampling timing.
- 2. The RDRF bit in SSR is not set for the frame in which the error has occurred.
- 3. If an error is found when the received parity bit is checked, the PER bit is not set to 1 in SSR.
- 4. If no error is found when the received parity bit is checked, the receive operation is assumed to have been completed normally, and the RDRF bit is automatically set to 1 in SSR. If the RIE bit in SCR is set to the enable state, an RXI interrupt is requested.
- 5. When a normal frame is received, the data pin is held in three-state at the error signal transmission timing.




Figure 13.12 Retransmission in SCI Receive Mode

- Retransmission when SCI is in Transmit Mode Figure 13.13 illustrates retransmission when the SCI is in transmit mode.
- 6. If an error signal is sent back from the receiving device after transmission of one frame is completed, the ERS bit is set to 1 in SSR. If the RIE bit in SCR is set to the enable state, an ERI interrupt is requested. The ERS bit should be cleared to 0 in SSR before the next parity bit sampling timing.
- 7. The TEND bit in SSR is not set for the frame for which the error signal was received.
- 8. If an error signal is not sent back from the receiving device, the ERS flag is not set in SSR.
- 9. If an error signal is not sent back from the receiving device, transmission of one frame, including retransmission, is assumed to have been completed, and the TEND bit is set to 1 in SSR. If the TIE bit in SCR is set to the enable state, a TXI interrupt is requested.




Figure 13.13 Retransmission in SCI Transmit Mode

The smart card interface installed in the H8/3024 Group supports an IC card (smart card) interface with provision for ISO/IEC7816-3 T=0 (character transmission). Therefore, block transfer operations are not supported (error signal transmission, detection, and automatic data retransmission are not performed).



# Section 14 A/D Converter

## 14.1 Overview

The H8/3024 Group includes a 10-bit successive-approximations A/D converter with a selection of up to eight analog input channels.

When the A/D converter is not used, it can be halted independently to conserve power. For details see section 20.6, Module Standby Function.

The H8/3024 Group supports 70/134-state conversion as a high-speed conversion mode. Note that it differs in this respect from the H8/3048 Group, which supports 134/266-state conversion.

### 14.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Selectable analog conversion voltage range

The analog voltage conversion range can be programmed by input of an analog reference voltage at the  $V_{\text{REF}}$  pin.

- High-speed conversion Conversion time: minimum 5.36 µs per channel
- Two conversion modes

Single mode: A/D conversion of one channel

Scan mode: continuous A/D conversion on one to four channels

• Four 16-bit data registers

A/D conversion results are transferred for storage into data registers corresponding to the channels.


- Sample-and-hold function
- Three conversion start sources


The A/D converter can be activated by software, an external trigger, or an 8-bit timer compare match.

• A/D interrupt requested at end of conversion At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.

#### 14.1.2 Block Diagram

Figure 14.1 shows a block diagram of the A/D converter.





Rev. 2.00 Sep 20, 2005 page 442 of 800 REJ09B0260-0200

#### 14.1.3 Pin Configuration

Table 14.1 summarizes the A/D converter's input pins. The eight analog input pins are divided into two groups: group 0 (AN<sub>0</sub> to AN<sub>3</sub>), and group 1 (AN<sub>4</sub> to AN<sub>7</sub>). AV<sub>CC</sub> and AV<sub>SS</sub> are the power supply for the analog circuits in the A/D converter.  $V_{REF}$  is the A/D conversion reference voltage.

Pin Name	Abbrevi- ation	I/O	Function
Analog power supply pin	AV <sub>CC</sub>	Input	Analog power supply
Analog ground pin	AV <sub>SS</sub>	Input	Analog ground and reference voltage
Reference voltage pin	$V_{REF}$	Input	Analog reference voltage
Analog input pin 0	AN <sub>0</sub>	Input	Group 0 analog inputs
Analog input pin 1	AN <sub>1</sub>	Input	-
Analog input pin 2	AN <sub>2</sub>	Input	-
Analog input pin 3	AN <sub>3</sub>	Input	-
Analog input pin 4	AN <sub>4</sub>	Input	Group 1 analog inputs
Analog input pin 5	AN <sub>5</sub>	Input	-
Analog input pin 6	AN <sub>6</sub>	Input	-
Analog input pin 7	AN <sub>7</sub>	Input	-
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion

#### Table 14.1 A/D Converter Pins

### 14.1.4 Register Configuration

Table 14.2 summarizes the A/D converter's registers.

### Table 14.2 A/D Converter Registers


Address <sup>*1</sup>	Name	Abbreviation	R/W	Initial Value
H'FFFE0	A/D data register A H	ADDRAH	R	H'00
H'FFFE1	A/D data register A L	ADDRAL	R	H'00
H'FFFE2	A/D data register B H	ADDRBH	R	H'00
H'FFFE3	A/D data register B L	ADDRBL	R	H'00
H'FFFE4	A/D data register C H	ADDRCH	R	H'00
H'FFFE5	A/D data register C L	ADDRCL	R	H'00
H'FFFE6	A/D data register D H	ADDRDH	R	H'00
H'FFFE7	A/D data register D L	ADDRDL	R	H'00
H'FFFE8	A/D control/status register	ADCSR	R/(W)*2	H'00
H'FFFE9	A/D control register	ADCR	R/W	H'7E

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Only 0 can be written in bit 7, to clear the flag.



### **14.2** Register Descriptions



### 14.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that store the results of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D data register corresponding to the selected channel. The upper 8 bits of the result are stored in the upper byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 of an A/D data register are reserved bits that are always read as 0. Table 14.3 indicates the pairings of analog input channels and A/D data registers.


The CPU can always read and write the A/D data registers. The upper byte can be read directly, but the lower byte is read through a temporary register (TEMP). For details see section 14.3, CPU Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

#### Table 14.3 Analog Input Channels and A/D Data Registers (ADDRA to ADDRD)

Analog Input Channel		
Group 0	Group 1	A/D Data Register
AN <sub>0</sub>	AN <sub>4</sub>	ADDRA
AN <sub>1</sub>	AN <sub>5</sub>	ADDRB
AN <sub>2</sub>	AN <sub>6</sub>	ADDRC
AN <sub>3</sub>	AN <sub>7</sub>	ADDRD

### 14.2.2 A/D Control/Status Register (ADCSR)



Note: \* Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/D converter. ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Bit 7 ADF	Description	
0	[Clearing condition]	(Initial value)
	Read ADF when ADF =1, then write 0 in ADF.	
1	[Setting conditions]	
	Single mode: A/D conversion ends	
	Scan mode: A/D conversion ends in all selected channels	

**Bit 6—A/D Interrupt Enable (ADIE):** Enables or disables the interrupt (ADI) requested at the end of A/D conversion.

Bit 6		
ADIE	Description	
0	A/D end interrupt request (ADI) is disabled	(Initial value)
1	A/D end interrupt request (ADI) is enabled	

**Bit 5—A/D Start (ADST):** Starts or stops A/D conversion. The ADST bit remains set to 1 during A/D conversion. It can also be set to 1 by external trigger input at the  $\overline{\text{ADTRG}}$  pin, or by an 8-bit timer compare match.

Bit 5 ADST	Description			
0	A/D conversion is stopped	(Initial value)		
1	Single mode: A/D conversion starts; ADST is automatically cleared to 0 when conversion ends.			
	Scan mode: A/D conversion starts and continues, cycling amo channels, until ADST is cleared to 0 by software, by a reset, o standby mode.	•		

**Bit 4—Scan Mode (SCAN):** Selects single mode or scan mode. For further information on operation in these modes, see section 14.4, Operation. Clear the ADST bit to 0 before switching the conversion mode.

Bit 4 SCAN	Description	
0	Single mode	(Initial value)
1	Scan mode	


**Bit 3—Clock Select (CKS):** Selects the A/D conversion time. Clear the ADST bit to 0 before switching the conversion time.

Bit 3 CKS	Description	
0	Conversion time = 134 states (maximum)	(Initial value)
1	Conversion time = 70 states (maximum)	

**Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0):** These bits and the SCAN bit select the analog input channels. Clear the ADST bit to 0 before changing the channel selection.

Group Selection	Channel Selection		Description			
CH2	CH1	CH0	Single Mode	Scan Mode		
0	0	0	AN <sub>0</sub> (Initial value)	AN <sub>0</sub>		
		1	AN <sub>1</sub>	AN <sub>0</sub> , AN <sub>1</sub>		
	1 0 AN <sub>2</sub>		AN <sub>2</sub>	AN <sub>0</sub> to AN <sub>2</sub>		
		1	AN <sub>3</sub>	AN <sub>0</sub> to AN <sub>3</sub>		
1	0	0	AN <sub>4</sub>	AN <sub>4</sub>		
		1	AN <sub>5</sub>	AN <sub>4</sub> , AN <sub>5</sub>		
	1	0	AN <sub>6</sub>	AN <sub>4</sub> to AN <sub>6</sub>		
		1	AN <sub>7</sub>	AN <sub>4</sub> to AN <sub>7</sub>		

### 14.2.3 A/D Control Register (ADCR)



ADCR is an 8-bit readable/writable register that enables or disables starting of A/D conversion by external trigger input or an 8-bit timer compare match signal. ADCR is initialized to H'7E by a reset and in standby mode.



**Bit 7—Trigger Enable (TRGE):** Enables or disables starting of A/D conversion by an external trigger or 8-bit timer compare match.

Bit 7 TRGE	Description
0	Starting of A/D conversion by an external trigger or 8-bit timer compare match is disabled (Initial value)
1	A/D conversion is started at the falling edge of the external trigger signal (ADTRG) or by an 8-bit timer compare match

External trigger pin and 8-bit timer selection is performed by the 8-bit timer. For details, see section 9, 8-Bit Timers.

Bits 6 to 1—Reserved: These bits cannot be modified and are always read as 1.

Bit 0—Reserved: This bit can be read or written, but must not be set to 1.

### 14.3 CPU Interface

ADDRA to ADDRD are 16-bit registers, but they are connected to the CPU by an 8-bit data bus. Therefore, although the upper byte can be be accessed directly by the CPU, the lower byte is read through an 8-bit temporary register (TEMP).

An A/D data register is read as follows. When the upper byte is read, the upper-byte value is transferred directly to the CPU and the lower-byte value is transferred into TEMP. Next, when the lower byte is read, the TEMP contents are transferred to the CPU.

When reading an A/D data register, always read the upper byte before the lower byte. It is possible to read only the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 14.2 shows the data flow for access to an A/D data register.




Figure 14.2 A/D Data Register Access Operation (Reading H'AA40)

### 14.4 Operation

The A/D converter operates by successive approximations with 10-bit resolution. It has two operating modes: single mode and scan mode.

### 14.4.1 Single Mode (SCAN = 0)

Single mode should be selected when only one A/D conversion on one channel is required. A/D conversion starts when the ADST bit is set to 1 by software, or by external trigger input. The ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 when conversion ends.


When conversion ends the ADF flag is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit can be set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN<sub>1</sub>) is selected in single mode are described next.

Figure 14.3 shows a timing diagram for this example.

- Single mode is selected (SCAN = 0), input channel AN<sub>1</sub> is selected (CH2 = CH1 = 0, CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion is completed, the result is transferred into ADDRB. At the same time the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes idle.
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is set to 1, A/D conversion starts again and steps 2 to 7 are repeated.






Figure 14.3 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)


#### 14.4.2 Scan Mode (SCAN = 1)

Scan mode is useful for monitoring analog inputs in a group of one or more channels. When the ADST bit is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN<sub>0</sub> when CH2 = 0, AN<sub>4</sub> when CH2 = 1). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN<sub>1</sub> or AN<sub>5</sub>) starts immediately. A/D conversion continues cyclically on the selected channels until the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the mode or analog input channel selection must be changed during analog conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

Typical operations when three channels in group 0 ( $AN_0$  to  $AN_2$ ) are selected in scan mode are described next. Figure 14.4 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input channels  $AN_0$  to  $AN_2$  are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
- 2. When A/D conversion of the first channel  $(AN_0)$  is completed, the result is transferred into ADDRA. Next, conversion of the second channel  $(AN_1)$  starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN<sub>2</sub>).
- 4. When conversion of all selected channels  $(AN_0 \text{ to } AN_2)$  is completed, the ADF flag is set to 1 and conversion of the first channel  $(AN_0)$  starts again. If the ADIE bit is set to 1, an ADI interrupt is requested when A/D conversion ends.
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel ( $AN_0$ ).



Channels AN<sub>0</sub> to AN<sub>2</sub> Selected)

### 14.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input at a time  $t_D$  after the ADST bit is set to 1, then starts conversion. Figure 14.5 shows the A/D conversion timing. Table 14.4 indicates the A/D conversion time.

As indicated in figure 14.5, the A/D conversion time includes  $t_D$  and the input sampling time. The length of  $t_D$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 14.4.

In scan mode, the values given in table 14.4 apply to the first conversion. In the second and subsequent conversions the conversion time is fixed at 128 states when CKS = 0 or 66 states when CKS = 1.




Figure 14.5 A/D Conversion Timing

	CKS = 0		CKS = 1				
	Symbol	Min	Тур	Max	Min	Тур	Max
Synchronization delay	t <sub>D</sub>	6	_	9	4	_	5
Input sampling time	t <sub>SPL</sub>	_	31	_		15	_
A/D conversion time	t <sub>CONV</sub>	131	—	134	69	_	70

#### Table 14.4 A/D Conversion Time (Single Mode)

Note: Values in the table are numbers of states.

#### 14.4.4 External Trigger Input Timing

A/D conversion can be externally triggered When the TRGE bit is set to 1 in ADCR and the 8-bit timer's ADTE bit is cleared to 0, external trigger input is enabled at the  $\overline{\text{ADTRG}}$  pin. A high-to-low transition at the  $\overline{\text{ADTRG}}$  pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan modes, are the same as if the ADST bit had been set to 1 by software. Figure 14.6 shows the timing.




Figure 14.6 External Trigger Input Timing

## 14.5 Interrupts

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

### 14.6 Usage Notes

When using the A/D converter, note the following points:

1. Analog Input Voltage Range

During A/D conversion, the voltages input to the analog input pins AN<sub>n</sub> should be in the range AV<sub>SS</sub>  $\leq$  AN<sub>n</sub>  $\leq$  V<sub>REF</sub>.

- Relationships of AV<sub>CC</sub> and AV<sub>SS</sub> to V<sub>CC</sub> and V<sub>SS</sub> AV<sub>CC</sub>, AV<sub>SS</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should be related as follows: AV<sub>SS</sub> = V<sub>SS</sub>. AV<sub>CC</sub> and AV<sub>SS</sub> must not be left open, even if the A/D converter is not used.
- 3. V<sub>REF</sub> Programming Range

The reference voltage input at the V<sub>REF</sub> pin should be in the range V<sub>REF</sub>  $\leq$  AV<sub>CC</sub>.


4. Note on Board Design

In board layout, separate the digital circuits from the analog circuits as much as possible. Particularly avoid layouts in which the signal lines of digital circuits cross or closely approach the signal lines of analog circuits. Induction and other effects may cause the analog circuits to operate incorrectly, or may adversely affect the accuracy of A/D conversion.

The analog input signals (AN<sub>0</sub> to AN<sub>7</sub>), analog reference voltage (V<sub>REF</sub>), and analog supply voltage (AV<sub>CC</sub>) must be separated from digital circuits by the analog ground (AV<sub>SS</sub>). The analog ground (AV<sub>SS</sub>) should be connected to a stable digital ground (V<sub>SS</sub>) at one point on the board.

5. Note on Noise

To prevent damage from surges and other abnormal voltages at the analog input pins (AN<sub>0</sub> to AN<sub>7</sub>) and analog reference voltage pin (V<sub>REF</sub>), connect a protection circuit like the one in figure 14.7 between AV<sub>CC</sub> and AV<sub>SS</sub>. The bypass capacitors connected to AV<sub>CC</sub> and V<sub>REF</sub> and the filter capacitors connected to AN<sub>0</sub> to AN<sub>7</sub> must be connected to AV<sub>SS</sub>. If filter capacitors like the ones in figure 14.7 are connected, the voltage values input to the analog input pins (AN<sub>0</sub> to AN<sub>7</sub>) will be smoothed, which may give rise to error. Error can also occur if A/D conversion is frequently performed in scan mode so that the current that charges and discharges the capacitor in the sample-and-hold circuit of the A/D converter becomes greater than that input to the analog input pins via input impedance (Rin). The circuit constants should therefore be selected carefully.






### Table 14.5 Analog Input Pin Ratings

Item	Min	Max	Unit	
Analog input capacitance	—	20	pF	
Allowable signal-source impedance	—	10*	kΩ	

Note: \* When conversion time = 134 states,  $V_{CC}$  = 4.0 V to 5.5 V, and  $\phi \le$  13 MHz. For details, see section 21, Electrical Characteristics.



#### Figure 14.8 Analog Input Pin Equivalent Circuit

Note: Numeric values are approximate, except in table 14.5

6. A/D Conversion Accuracy Definitions

A/D conversion accuracy in the H8/3024 Group is defined as follows:

- Resolution Digital output code length of A/D converter
- Offset error

Deviation from ideal A/D conversion characteristic of analog input voltage required to raise digital output from minimum voltage value 0000000000 to 000000001 (figure 14.10)

Full-scale error

Deviation from ideal A/D conversion characteristic of analog input voltage required to raise digital output from 1111111110 to 111111111 (figure 14.10)

• Quantization error


Intrinsic error of the A/D converter; 1/2 LSB (figure 14.9)


• Nonlinearity error

Deviation from ideal A/D conversion characteristic in range from zero volts to full scale, exclusive of offset error, full-scale error, and quantization error.

• Absolute accuracy

Deviation of digital value from analog input value, including offset error, full-scale error, quantization error, and nonlinearity error.








Figure 14.10 A/D Converter Accuracy Definitions (2)

Rev. 2.00 Sep 20, 2005 page 460 of 800 REJ09B0260-0200

7. Allowable Signal-Source Impedance

The analog inputs of the H8/3024 Group are designed to assure accurate conversion of input signals with a signal-source impedance not exceeding 10 k $\Omega$ . The reason for this rating is that it enables the input capacitor in the sample-and-hold circuit in the A/D converter to charge within the sampling time. If the sensor output impedance exceeds 10 k $\Omega$ , charging may be inadequate and the accuracy of A/D conversion cannot be guaranteed.

If a large external capacitor is provided in single mode, then the internal 10-k $\Omega$  input resistance becomes the only significant load on the input. In this case the impedance of the signal source is not a problem.

A large external capacitor, however, acts as a low-pass filter. This may make it impossible to track analog signals with high dv/dt (e.g. a variation of 5 mV/ $\mu$ s) (figure 14.11). To convert high-speed analog signals or to use scan mode, insert a low-impedance buffer.

8. Effect on Absolute Accuracy

Attaching an external capacitor creates a coupling with ground, so if there is noise on the ground line, it may degrade absolute accuracy. The capacitor must be connected to an electrically stable ground, such as  $AV_{SS}$ .

If a filter circuit is used, be careful of interference with digital signals on the same board, and make sure the circuit does not act as an antenna.




Figure 14.11 Analog Input Circuit (Example)



# Section 15 D/A Converter

# 15.1 Overview

The H8/3024 Group includes a D/A converter with two channels.

### 15.1.1 Features

D/A converter features are listed below.

- Eight-bit resolution
- Two output channels
- Conversion time: maximum 10 µs (with 20-pF capacitive load)
- Output voltage: 0 V to  $V_{REF}$
- D/A outputs can be sustained in software standby mode

### 15.1.2 Block Diagram

Figure 15.1 shows a block diagram of the D/A converter.




Figure 15.1 D/A Converter Block Diagram



#### **15.1.3 Pin Configuration**

Table 15.1 summarizes the D/A converter's input and output pins.

#### Table 15.1D/A Converter Pins

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AV <sub>SS</sub>	Input	Analog power supply and reference voltage
Analog ground pin	AV <sub>SS</sub>	Input	Analog ground and reference voltage
Analog output pin 0	DA <sub>0</sub>	Output	Analog output, channel 0
Analog output pin 1	DA <sub>1</sub>	Output	Analog output, channel 1
Reference voltage input pin	V <sub>REF</sub>	Input	Analog reference voltage

#### 15.1.4 Register Configuration

Table 15.2 summarizes the D/A converter's registers.

#### Table 15.2D/A Converter Registers

Address*	Name	Abbreviation	R/W	Initial Value
H'FFF9C	D/A data register 0	DADR0	R/W	H'00
H'FFF9D	D/A data register 1	DADR1	R/W	H'00
H'FFF9E	D/A control register	DACR	R/W	H'1F
H'EE01A	D/A standby control register	DASTCR	R/W	H'FE

Note: \* Lower 20 bits of the address in advanced mode.

### **15.2 Register Descriptions**

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							


### 15.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1)

The D/A data registers (DADR0 and DADR1) are 8-bit readable/writable registers that store the data to be converted. When analog output is enabled, the D/A data register values are constantly converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset and in standby mode.

When the DASTE bit is set to 1 in the D/A standby control register (DASTCR), the D/A registers are not initialized in software standby mode.

### 15.2.2 D/A Control Register (DACR)



DACR is an 8-bit readable/writable register that controls the operation of the D/A converter. DACR is initialized to H'1F by a reset and in standby mode.

When the DASTE bit is set to 1 in the D/A standby control register (DASTCR), the D/A registers are not initialized in software standby mode.

Bit 7—D/A Output Enable 1 (DAOE1): Controls D/A conversion and analog output.

Bit 7 DAOE1	Description
0	DA <sub>1</sub> analog output is disabled
1	Channel-1 D/A conversion and DA1 analog output are enabled

Bit 6—D/A Output Enable 0 (DAOE0): Controls D/A conversion and analog output.

Bit 6 DAOE0	Description
0	DA <sub>0</sub> analog output is disabled
1	Channel-0 D/A conversion and DA <sub>0</sub> analog output are enabled

**Bit 5—D/A Enable (DAE):** Controls D/A conversion, together with bits DAOE0 and DAOE1. When the DAE bit is cleared to 0, analog conversion is controlled independently in channels 0 and 1. When the DAE bit is set to 1, analog conversion is controlled together in channels 0 and 1. Output of the conversion results is always controlled independently by DAOE0 and DAOE1.


Bit 7 DAOE1	Bit 6 DAOE0	Bit 5 DAE	Description
0	0	_	D/A conversion is disabled in channels 0 and 1
0	1	0	D/A conversion is enabled in channel 0
			D/A conversion is disabled in channel 1
0	1	1	D/A conversion is enabled in channels 0 and 1
1	0	0	D/A conversion is disabled in channel 0
			D/A conversion is enabled in channel 1
1	0	1	D/A conversion is enabled in channels 0 and 1
1	1		D/A conversion is enabled in channels 0 and 1

When the DAE bit is set to 1, even if bits DAOE0 and DAOE1 in DACR and the ADST bit in ADCSR are cleared to 0, the same current is drawn from the analog power supply as during A/D and D/A conversion.

Bits 4 to 0—Reserved: These bits cannot be modified and are always read as 1.

### 15.2.3 D/A Standby Control Register (DASTCR)

DASTCR is an 8-bit readable/writable register that enables or disables D/A output in software standby mode.



DASTCR is initialized to H'FE by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 1—Reserved: These bits cannot be modified and are always read as 1.

**Bit 0—D/A Standby Enable (DASTE):** Enables or disables D/A output in software standby mode.

Bit 0 DASTE	Description	
0	D/A output is disabled in software standby mode	(Initial value)
1	D/A output is enabled in software standby mode	

# 15.3 Operation

The D/A converter has two built-in D/A conversion circuits that can perform conversion independently.

D/A conversion is performed constantly while enabled in DACR. If the DADR0 or DADR1 value is modified, conversion of the new data begins immediately. The conversion results are output when bits DAOE0 and DAOE1 are set to 1.



An example of D/A conversion on channel 0 is given next. Timing is indicated in figure 15.2.

- 1. Data to be converted is written in DADR0.
- 2. Bit DAOE0 is set to 1 in DACR. D/A conversion starts and DA<sub>0</sub> becomes an output pin. The converted result is output after the conversion time.

The output value is  $\frac{\text{DADR contents}}{256} \times \text{V}_{\text{REF}}$ 

Output of this conversion result continues until the value in DADR0 is modified or the DAOE0 bit is cleared to 0.

- 3. If the DADR0 value is modified, conversion starts immediately, and the result is output after the conversion time.
- 4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.




Figure 15.2 Example of D/A Converter Operation

### Renesas

# 15.4 D/A Output Control

In the H8/3024 Group, D/A converter output can be enabled or disabled in software standby mode.

When the DASTE bit is set to 1 in DASTCR, D/A converter output is enabled in software standby mode. The D/A converter registers retain the values they held prior to the transition to software standby mode.

When D/A output is enabled in software standby mode, the reference supply current is the same as during normal operation.



# Section 16 RAM

# 16.1 Overview

The H8/3024 Group has high-speed static RAM on-chip. The RAM is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, making the RAM useful for rapid data transfer.


The on-chip RAM can be enabled or disabled with the RAM enable bit (RAME) in the system control register (SYSCR). When the on-chip RAM is disabled, that area is assigned to external space in the expanded modes. The on-chip RAM specifications for the product lineup are shown in table 16.1.

### Table 16.1 H8/3024 Group On-Chip RAM Specifications

		H8/3024F-ZTAT	H8/3024 Mask ROM Version	H8/3026F-ZTAT	H8/3026 Mask ROM Version
RAM size		4 kbytes	4 kbytes	8 kbytes	8 kbytes
Address assignment	Modes 1, 2, 7	H'FEF20 to H'FFF1F	H'FEF20 to H'FFF1F	H'FDF20 to H'FFF1F	H'FDF20 to H'FFF1F
	Modes 3, 4, 5	H'FFEF20 to H'FFFF1F	H'FFEF20 to H'FFFF1F	H'FFDF20 to H'FFFF1F	H'FFDF20 to H'FFFF1F
	Mode 6	H'FE20 to H'FF1F	H'FE20 to H'FF1F	H'FD20 to H'FF1F	H'FD20 to H'FF1F

### 16.1.1 Block Diagram

Figure 16.1 shows a block diagram of the on-chip RAM.



### Figure 16.1 RAM Block Diagram

### 16.1.2 Register Configuration


The on-chip RAM is controlled by SYSCR. Table 16.2 gives the address and initial value of SYSCR.

#### Table 16.2 System Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'EE012	System control register	SYSCR	R/W	H'09

Note: \* Lower 20 bits of the address in advanced mode.

# 16.2 System Control Register (SYSCR)



One function of SYSCR is to enable or disable access to the on-chip RAM. The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details about the other bits, see section 3.3, System Control Register (SYSCR).

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME bit is initialized at the rising edge of the input at the  $\overline{\text{RES}}$  pin. It is not initialized in software standby mode.

Bit 0		
RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(Initial value)

# 16.3 Operation

When the RAME bit is set to 1, the on-chip RAM is enabled. Accesses to the addresses shown in table 16.1 are directed to the on-chip RAM. In modes 1 to 5 (expanded modes), when the RAME bit is cleared to 0, the off-chip address space is accessed. In mode 6, 7 (single-chip mode), when the RAME bit is cleared to 0, the on-chip RAM is not accessed: read access always results in H'FF data, and write access is ignored.

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can be written and read by word access. It can also be written and read by byte access. Byte data is accessed in two states using the upper 8 bits of the data bus. Word data starting at an even address is accessed in two states using all 16 bits of the data bus.



# Section 17 Flash Memory [H8/3026F-ZTAT Version]

### 17.1 Overview

The H8/3026F-ZTAT version has 256 kbytes of on-chip flash memory. The flash memory is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, enabling rapid data transfer.

The on-chip ROM is enabled and disabled by setting the mode pins  $(MD_2 \text{ to } MD_0)$  as shown in table 17.1.

The on-chip flash memory product (H8/3026F-ZTAT version) can be erased and programmed onboard, as well as with a special-purpose PROM programmer.

	Γ	Mode P	ins	
Mode	MD2	MD1	MD0	On-Chip ROM
Mode 1 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	0	1	Disabled (external address area)
Mode 2 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	1	0	_
Mode 3 (expanded 16-Mbyte mode with on-chip ROM disabled)	0	1	1	
Mode 4 (expanded 16-Mbyte mode with on-chip ROM disabled)	1	0	0	
Mode 5 (expanded 16-Mbyte mode with on-chip ROM enabled)	1	0	1	Enabled
Mode 6 (single-chip normal mode)	1	1	0	_
Mode 7 (single-chip advanced mode)	1	1	1	_

### Table 17.1 Operating Modes and ROM

# 17.2 Features

The H8/3026F-ZTAT version has 256 kbytes of on-chip flash memory.

The features of the flash memory are summarized below.

- Four flash memory operating modes
  - Program mode
  - Erase mode
  - Program-verify mode
  - Erase-verify mode
- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erasing is performed in block units. To erase the entire flash memory, each block must be erased in turn. In block erasing, 4-kbyte, 32-kbyte, and 64-kbyte blocks can be set arbitrarily.

• Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte programming, equivalent approximately to 80  $\mu$ s (typ.) per byte, and the erase time is 100 ms (typ.) per block.

• Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-board:

- Boot mode
- User program mode
- Automatic bit rate adjustment

For data transfer in boot mode, the H8/3026F-ZTAT version chip's bit rate can be automatically adjusted to match the transfer bit rate of the host.

• Flash memory emulation in RAM

Flash memory programming can be emulated in real time by overlapping a part of RAM onto flash memory.

• Protect modes

There are three protect modes—hardware, software, and error—which allow protected status to be designated for flash memory program/erase/verify operations

• PROM mode

Flash memory can be programmed/erased in PROM mode, using a PROM programmer, as well as in on-board programming mode.

#### 17.2.1 Block Diagram




Figure 17.1 Block Diagram of Flash Memory

### 17.2.2 Pin Configuration

The flash memory is controlled by means of the pins shown in table 17.2.

Pin Name	Abbreviation	I/O	Function
Reset	RES	Input	Reset
Flash write enable	FWE	Input	Flash program/erase protection by hardware
Mode 2	MD <sub>2</sub>	Input	Sets H8/3026F-ZTAT version operating mode
Mode 1	MD <sub>1</sub>	Input	Sets H8/3026F-ZTAT version operating mode
Mode 0	MD <sub>0</sub>	Input	Sets H8/3026F-ZTAT version operating mode
Transmit data	TxD <sub>1</sub>	Output	Serial transmit data output
Receive data	RxD <sub>1</sub>	Input	Serial receive data input

### Table 17.2Flash Memory Pins

### 17.2.3 Register Configuration

The registers used to control the on-chip flash memory when enabled are shown in table 17.3.

### Table 17.3 Flash Memory Registers

Register Name	Abbreviation	R/W	Initial Value	Address <sup>*1</sup>
Flash memory control register 1	FLMCR1	R/W	H'00 <sup>*2</sup>	H'EE030
Flash memory control register 2	FLMCR2	R	H'00	H'EE031
Erase block register 1	EBR1	R/W	H'00	H'EE032
Erase block register 2	EBR2	R/W	H'00	H'EE033
RAM control register	RAMCR	R/W	H'F0	H'EE077

Notes: FLMCR1, FLMCR2, EBR1, EBR2, and RAMCR are 8-bit registers, <u>and should be</u> <u>accessed by byte access</u>. These registers are used only in the versions with on-chip flash memory, and are not provided in the versions with on-chip mask ROM. Reading the corresponding addresses in a mask ROM version will always return 1s, and writes to these addresses are invalid.

- 1. Lower 16 bits of address in advanced mode.
- 2. When a high level is input to the FWE pin, the initial value is H'80.

### **17.3** Register Descriptions

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	ESU	PSU	EV	PV	E	Р
Initial value	*	0	0	0	0	0	0	0
Read/Write	R	R/W						

### 17.3.1 Flash Memory Control Register 1 (FLMCR1)

Note: \* Determined by the state of the FWE pin.

FLMCR1 is an 8-bit register used for flash memory operating mode control.

Program-verify mode or erase-verify mode for addresses H'00000 to H'3FFFF is entered by setting the SWE bit when FWE = 1, then setting the PV or EV bit. Program mode for addresses H'00000 to H'3FFFF is entered by setting the SWE bit when FWE = 1, then setting the PSU bit, and finally setting the P bit. Erase mode for addresses H'00000 to H'3FFFF is entered by setting the SWE bit when FWE = 1, then setting the ESU bit, and finally setting the E bit. FLMCR1 is initialized by a reset, and in hardware standby mode and software standby mode. Its initial value is H'80 when a high level is input to the FWE pin, and H'00 when a low level is input. In mode 6 the FWE pin must be fixed low since flash memory on-board programming modes are not supported. When the on-chip flash memory is disabled, a read access to this register will return H'00, and writes are invalid.

When setting bits 6 to 0 in this register, one bit must be set one at a time. Writes to the SWE bit in FLMCR1 are enabled only when FWE = 1; writes to bits ESU, PSU, EV, and PV only when FWE = 1 and SWE = 1; writes to the E bit only when FWE = 1, SWE = 1, and ESU = 1; and writes to the P bit only when FWE = 1, SWE = 1, and PSU = 1.

- Notes: 1. The programming and erase flowcharts must be followed when setting the bits in this register to prevent erroneous programming or erasing.
  - 2. Transitions are made to program mode, erase mode, program-verify mode, and erase-verify mode according to the settings in this register. When reading flash memory as normal on-chip ROM, bits 6 to 0 in this register must be cleared.

# **Bit 7—Flash Write Enable (FWE):** Sets hardware protection against flash memory programming/erasing.

Bit 7 FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

**Bit 6—Software Write Enable (SWE):** Enables or disables flash memory programming and erasing. (This bit should be set when setting bits 5 to 0, EBR1 bits 7 to 0, and EBR2 bits 3 to 0.)

Bit 6 SWE	Description	
0	Programming/erasing disabled	(Initial value)
1	Programming/erasing enabled	
	[Setting condition]	
	When FWE = 1	

Note: Do not execute a SLEEP instruction while the SWE bit is set to 1.

**Bit 5—Erase Setup (ESU):** Prepares for a transition to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set the SWE, PSU, EV, PV, E, or P bit at the same time).

Bit 5 ESU	Description	
0	Erase setup cleared	(Initial value)
1	Erase setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	



**Bit 4—Program Setup (PSU):** Prepares for a transition to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set the SWE, ESU, EV, PV, E, or P bit at the same time).

Bit 4 PSU	Description	
0	Program setup cleared	(Initial value)
1	Program setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

**Bit 3—Erase-Verify Mode (EV):** Selects erase-verify mode transition or clearing. (Do not set the SWE, ESU, PSU, PV, E, or P bit at the same time.)

Bit 3 EV	Description	
0	Erase-verify mode cleared	(Initial value)
1	Transition to erase-verify mode	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

**Bit 2—Program-Verify Mode (PV):** Selects program-verify mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, E, or P bit at the same time.)

Bit 2 PV	Description	
0	Program-verify mode cleared	(Initial value)
1	Transition to program-verify mode	
	[Setting condition]	
	When $FWE = 1$ and $SWE = 1$	

**Bit 1—Erase Mode (E):** Selects erase mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, PV, or P bit at the same time.)

Bit 1		
E	Description	
0	Erase mode cleared	(Initial value)
1	Transition to erase mode	
	[Setting condition]	
	When $FWE = 1$ , $SWE = 1$ , and $ESU = 1$	

Note: Do not access the flash memory while the E bit is set.

**Bit 0—Program (P):** Selects program mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, PV, or E bit at the same time.)

Bit 0 P	Description	
0	Program mode cleared	(Initial value)
1	Transition to program mode	
	[Setting condition]	
	When $FWE = 1$ , $SWE = 1$ , and $PSU = 1$	

Note: Do not access the flash memory while the P bit is set.

### 17.3.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1	0
	FLER	_		—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

FLMCR2 is an 8-bit register used for flash memory operating mode control. FLMCR2 is initialized to H'00 by a reset, and in hardware standby mode and software standby mode. When the on-chip flash memory is disabled, a read will return H'00.

Note: FLMCR2 is a read-only register, and should not be written to.

**Bit 7—Flash Memory Error (FLER):** Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

Bit 7 FLER	Description						
0	Flash memory is operating normally						
	Flash memory program/erase protection (error protection) is disabled						
	[Clearing condition]						
	Reset (RES pin or WDT reset) or hardware standby mode (Initial value)						
1	An error occurred during flash memory programming/erasing						
	Flash memory program/erase protection (error protection) is enabled						
	[Setting conditions]						
	<ul> <li>When flash memory is read during programming/erasing (including a vector read or instruction fetch, but excluding a read of the RAM area overlapping flash memory space)</li> </ul>						
	<ul> <li>Immediately after the start of exception handling during programming/erasing (excluding reset, illegal instruction, trap instruction, and division-by-zero exception handling)</li> </ul>						
	<ul> <li>When a SLEEP instruction (including software standby) is executed during programming/erasing</li> </ul>						
	When the bus is released during programming/erasing						

Bits 6 to 0—Reserved: These bits are always read as 0.

### 17.3.3 Erase Block Register 1 (EBR1)

Bit	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

EBR1 is an 8-bit register that specifies the flash memory erase area block by block. EBR1 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, when a low level is input to the FWE pin, and when a high level is input to the FWE pin and the SWE bit in FLMCR1 is not set. When a bit in EBR1 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit can be set in EBR1 and EBR2 together; <u>do not set two or</u>

# Renesas

more bits at the same time. When the on-chip flash memory is disabled, a read access to this register will return H'00, and erasing is disabled.

The flash memory block configuration is shown in table 17.4. To erase the entire flash memory, each block must be erased in turn.

As the H8/3026F-ZTAT version does not support on-board programming modes in mode 6, EBR1 register bits cannot be set to 1 in this mode.

Bit	7	6	5	4	3	2	1	0
	—		—		EB11	EB10	EB9	EB8
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W

### 17.3.4 Erase Block Register 2 (EBR2)

EBR2 is an 8-bit register that specifies the flash memory erase area block by block. EBR2 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, and when a low level is input to the FWE pin. When a high level is input to the FWE pin and the SWE bit in FLMCR1 is not set, it is initialized to bit 0. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit can be set in EBR1 and EBR2 together; <u>do not set two or more bits at the same time.</u> When the on-chip flash memory is disabled, a read will return H'00, and erasing is disabled.

The flash memory block configuration is shown in table 17.4. To erase the entire flash memory, each block must be erased in turn.

As the H8/3026F-ZTAT version does not support on-board programming modes in mode 6, EBR2 register bits cannot be set to 1 in this mode.

Note: Bits 7 to 4 in this register are read-only. These bits must not be set to 1. If bits 7 to 4 are set when an EBR1/EBR2 bit is set, EBR1/EBR2 will be initialized to H'00.



Block (Size)	Addresses
EB0 (4 kbytes)	H'000000 to H'000FFF
EB1 (4 kbytes)	H'001000 to H'001FFF
EB2 (4 kbytes)	H'002000 to H'002FFF
EB3 (4 kbytes)	H'003000 to H'003FFF
EB4 (4 kbytes)	H'004000 to H'004FFF
EB5 (4 kbytes)	H'005000 to H'005FFF
EB6 (4 kbytes)	H'006000 to H'006FFF
EB7 (4 kbytes)	H'007000 to H'007FFF
EB8 (32 kbytes)	H'008000 to H'00FFFF
EB9 (64 kbytes)	H'010000 to H'01FFFF
EB10 (64 kbytes)	H'020000 to H'02FFFF
EB11 (64 kbytes)	H'030000 to H'03FFFF

### Table 17.4 Flash Memory Erase Blocks

### 17.3.5 RAM Control Register (RAMCR)

Bit	7	6	5	4	3	2	1	0
	—			—	RAMS	RAM2	RAM1	RAM0
Initial value	1	1	1	1	0	0	0	0
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W

RAMCR specifies the area of flash memory to be overlapped with part of RAM when emulating realtime flash memory programming. RAMCR is initialized to H'00 by a reset and in hardware standby mode. RAMCR settings should be made in user mode or user program mode.

Flash memory area divisions are shown in table 17.5. To ensure correct operation of the emulation function, the ROM for which RAM emulation is performed should not be accessed immediately after this register has been modified. Normal execution of an access immediately after register modification is not guaranteed.

Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.

**Bit 3—RAM Select (RAMS):** Specifies selection or non-selection of flash memory emulation in RAM. When RAMS = 1, all flash memory blocks are program/erase-protected.

Bit 3 RAMS	Description	
0	Emulation not selected	
	Program/erase-protection of all flash memory blocks is disabled	(Initial value)
1	Emulation selected	
	Program/erase-protection of all flash memory blocks is enabled	

**Bits 2 to 0—Flash Memory Area Selection (RAM2 to RAM0):** These bits are used together with bit 3 to select the flash memory area to be overlapped with RAM. (See table 17.5.)

<b>Table 17.5</b>	Flash Memory	Area Divisions
-------------------	--------------	----------------

RAM Area	Block Name	RAMS	RAM2	RAM1	RAM0
H'FFE000 to H'FFEFFF	4-kbyte RAM area	0	*	*	*
H'000000 to H'000FFF	EB0 (4 kbytes)	1	0	0	0
H'001000 to H'001FFF	EB1 (4 kbytes)	1	0	0	1
H'002000 to H'002FFF	EB2 (4 kbytes)	1	0	1	0
H'003000 to H'003FFF	EB3 (4 kbytes)	1	0	1	1
H'004000 to H'004FFF	EB4 (4 kbytes)	1	1	0	0
H'005000 to H'005FFF	EB5 (4 kbytes)	1	1	0	1
H'006000 to H'006FFF	EB6 (4 kbytes)	1	1	1	0
H'007000 to H'007FFF	EB7 (4 kbytes)	1	1	1	1

\*: Don't care

Note: Flash memory emulation by RAM is not supported in mode 6 (single-chip normal mode); therefore, although these bits can be written, they should not be set to 1.
 When performing flash memory emulation by RAM, the RAME bit in SYSCR must be set to 1.



# 17.4 Overview of Operation


### **17.4.1** Mode Transitions

When the mode pins and the FWE pin are set in the reset state and a reset-start is executed, the H8/3026F-ZTAT version enters one of the operating modes shown in figure 17.2. In user mode, flash memory can be read but not programmed or erased.

Flash memory can be programmed and erased in boot mode, user program mode, and PROM mode.

Boot mode and user program mode cannot be used in the H8/3026F-ZTAT version's mode 6 (normal mode with on-chip ROM enabled).






### Figure 17.2 Flash Memory Related State Transitions

State transitions between the normal and user modes and on-board programming mode are performed by changing the FWE pin level from high to low or from low to high. To prevent misoperation (erroneous programming or erasing) in these cases, the bits in the flash memory control register (FLMCR1) should be cleared to 0 before making such a transition. After the bits are cleared, a wait time is necessary. Normal operation is not guaranteed if this wait time is insufficient.

### 17.4.2 On-Board Programming Modes


### **Example of Boot Mode Operation**






### **Example of User Program Mode Operation**


- 1. Initial state
  - The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/ erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.



3. Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



2. Programming/erase control program transfer When user program mode is entered, user software recognizes this fact, executes the transfer program in the flash memory, and transfers the programming/erase control program to RAM.



4. Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.

SCI



### 17.4.3 Flash Memory Emulation in RAM

In the H8/3026F-ZTAT version, flash memory programming can be emulated in real time by overlapping the flash memory with part of RAM ("overlap RAM"). When the emulation block set in RAMCR is accessed while the emulation function is being executed, data written in the overlap RAM is read.

Emulation should be performed in user mode or user program mode.




Figure 17.3 Reading Overlap RAM Data in User Mode/User Program Mode

When overlap RAM data is confirmed, clear the RAMS bit to cancel RAM overlap, and actually perform writes to the flash memory in user program mode.

When the programming control program is transferred to RAM in on-board programming mode, ensure that the transfer destination and the overlap RAM do not overlap, as this will cause data in the overlap RAM to be rewritten.

# Renesas





Figure 17.4 Writing Overlap RAM Data in User Program Mode

### 17.4.4 Block Configuration

The flash memory in the H8/3026F-ZTAT version is divided into three 64-kbyte blocks, one 32-kbyte block, and eight 4-kbyte blocks. Erasing can be carried out in block units.





# 17.5 On-Board Programming Mode

When pins are set to on-board programming mode and a reset-start is executed, the chip enters the on-board programming state in which on-chip flash memory programming, erasing, and verifying can be carried out. There are two operating modes in this mode—boot mode and user program mode. The pin settings for entering each mode are shown in table 17.6. For a diagram of the transitions to the various flash memory modes, see figure 17.2.

Boot mode and user program mode cannot be used in the H8/3026F-ZTAT version's mode 6 (onchip ROM enabled).

Mode		FWE	$MD_2$	MD <sub>1</sub>	MD <sub>0</sub>
Boot mode	Mode 5	1 <sup>*1</sup>	0*2	0	1
	Mode 7		0*2	1	1
User program mode	Mode 5		1	0	1
	Mode 7		1	1	1

### Table 17.6 On-Board Programming Mode Settings

Notes: 1. For the High level input timing, see items 6 and 7 of Notes on Using the Boot Mode.

 In boot mode, the MD<sub>2</sub> setting should be the inverse of the input. In the boot mode in the H8/3026F-ZTAT version, the levels of the mode pins (MD<sub>2</sub> to MD<sub>0</sub>) are reflected in mode select bits 2 to 0 (MDS2 to MDS0) in the mode control register (MDCR).

# Renesas

### 17.5.1 Boot Mode

When boot mode is used, a flash memory programming control program must be prepared beforehand in the host, and SCI channel 1, which is to be used, must be set to asynchronous mode.

When a reset-start is executed after setting the H8/3026F-ZTAT version's pins to boot mode, the boot program already incorporated in the MCU is activated, and the programming control program prepared beforehand in the host is transmitted sequentially to the H8/3026F-ZTAT version, using the SCI. In the H8/3026F-ZTAT version, the programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the start address (H'FFE720) of the programming control program area and the programming control program execution state is entered (flash memory programming/erasing can be performed).

Figure 17.5 shows a system configuration diagram when using boot mode, and figure 17.6 shows the boot program mode execution procedure.






Figure 17.5 System Configuration When Using Boot Mode



### Figure 17.6 Boot Mode Execution Procedure

### Automatic SCI Bit Rate Adjustment:



When boot mode is initiated, the H8/3026F-ZTAT version measure the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as 8-bit data, 1 stop bit, no parity. The H8/3026F-ZTAT version calculate the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the H8/3026F-ZTAT version. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the H8/3026F-ZTAT version's system clock frequency, there will be a discrepancy between the bit rates of the host and the H8/3026F-ZTAT version. To ensure correct SCI operation, the host's transfer bit rate should be set to 4800, 9600, or 19,200 bps<sup>\*</sup>.

Table 17.7 shows typical host transfer bit rates and system clock frequencies for which automatic adjustment of the H8/3026F-ZTAT version bit rate is possible. The boot program should be executed within this system clock range.


Host Bit Rate (bps)	System Clock Frequency for which Automatic Adjustment of H8/3026F-ZTAT Version Bit Rate is Possible (MHz)			
19,200	16 to 25			
9,600	8 to 25			
4,800	4 to 25			

# Table 17.7System Clock Frequencies for which Automatic Adjustment of H8/3026F-ZTAT<br/>Version Bit Rate is Possible

Note: \* Only use a setting of 4800, 9600, or 19200 bps for the host's bit rate. No other settings can be used.

Although the H8/3026F-ZTAT version may also perform automatic bit rate adjustment with bit rate and system clock combinations other than those shown in table 17.7, a degree of error will arise between the bit rates of the host and the H8/3026F-ZTAT version, and subsequent transfer will not be performed normally. Therefore, only a combination of bit rate and system clock frequency within one of the ranges shown in table 17.7 can be used for boot mode execution.

**On-Chip RAM Area Divisions in Boot Mode:** In boot mode, the RAM area is divided into an area used by the boot program and an area to which the user program is transferred via the SCI, as shown in figure 17.7. The boot program area becomes available when a transition is made to the execution state for the user program transferred to RAM.





### Notes on Use of Boot Mode:

- 1. When the H8/3026F-ZTAT version chip comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD<sub>1</sub> pin. The reset should end with RxD<sub>1</sub> high. After the reset ends, it takes about 100 states for the chip to get ready to measure the low period of the RxD<sub>1</sub> input.
- 2. In boot mode, if any data has been programmed into the flash memory (if all data is not 1), all flash memory blocks are erased. Boot mode is for use when user program mode is unavailable, such as the first time on-board programming is performed, or if the program activated in user program mode is accidentally erased.
- 3. Interrupts cannot be used while the flash memory is being programmed or erased.
- 4. The  $RxD_1$  and  $TxD_1$  lines should be pulled up on the board.
- 5. Before branching to the user program the H8/3026F-ZTAT version terminates transmit and receive operations by the on-chip SCI (channel 1) (by clearing the RE and TE bits to 0 in the serial control register (SCR)), but the adjusted bit rate value remains set in the bit rate register


# Renesas

(BRR). The transmit data output pin,  $TxD_1$ , goes to the high-level output state (P9<sub>1</sub>DDR = 1 in P9DDR, P9<sub>1</sub>DR = 1 in P9DR).

The contents of the CPU's internal general registers are undefined at this time, so these registers must be initialized immediately after branching to the user program. In particular, since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be specified for use by the user program.

The initial values of other on-chip registers are not changed.

- 6. Boot mode can be entered by setting pins  $MD_0$  to  $MD_2$  and FWE in accordance with the mode setting conditions shown in table 17.6, and then executing a reset-start.
  - a. When switching from boot mode to normal mode, the boot mode state within the chip must first be cleared by reset input via the  $\overline{\text{RES}}$  pin<sup>\*1</sup>. The  $\overline{\text{RES}}$  pin must be held low for at least 20 system clock cycles.<sup>\*3</sup>
  - b. Do not change the input levels of the mode pins  $(MD_2 \text{ to } MD_0)$  or the FWE pin in boot mode. To change the mode, the  $\overline{RES}$  pin must first be driven low to set the reset state. Also, if a watchdog timer reset occurs in the boot mode state, the MCU's internal state will not be cleared, and the on-chip boot program will be restarted regardless of the mode pin states.
  - c. The FWE pin must not be driven low while the boot program is running or flash memory is being programmed or erased<sup>\*2</sup>.
- 7. If the mode pin input levels are changed (for example, from low to high) during a reset, the state of ports with multiplexed address functions and bus control output signals (CSn, AS, RD, LWR, HWR) may also change according to the change in the MCU's operating mode. Therefore, care must be taken to make pin settings to prevent these pins from being used directly as output signal pins during a reset, or to prevent collision with signals outside the MCU.



- Notes: 1. Mode pin and FWE pin input must satisfy the mode programming setup time (t<sub>MDS</sub>) with respect to the reset release timing.
  - 2. For further information on FWE application and disconnection, see section 17.11, Flash Memory Programming and Erasing Precautions.
  - 3. See section 4.2.2, Reset Sequence, and section 17.11, Flash Memory Programming and Erasing Precautions. The H8/3026F-ZTAT version requires a minimum of 20 system clock cycles for a reset during operation.

### 17.5.2 User Program Mode


When set to user program mode, the H8/3026F-ZTAT version can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing on-board means of FWE control and supply of programming data, and storing a program/erase control program in part of the program area as necessary.

To select user program mode, select a mode that enables the on-chip ROM (mode 5 or 7), and apply a high level to the FWE pin. In this mode, on-chip supporting modules other than flash memory operate as they normally would in modes 5 and 7.

Flash memory programming/erasing should not be carried out in mode 6. When mode 6 is set, the FWE pin must be driven low.

The flash memory itself cannot be read while being programmed or erased, so the program that performs programming should be placed in external memory or transferred to RAM and executed there.

Figure 17.8 shows the execution procedure when user program mode is entered during program execution in RAM. It is also possible to start from user program mode in a reset-start.



programming/erase program must not be executing. It is thus necessary to ensure that bits 6 to 0 in FLMCR1 are cleared to 0.

Figure 17.8 Example of User Program Mode Execution Procedure



# 17.6 Flash Memory Programming/Erasing


A software method, using the CPU, is employed to program and erase flash memory in the onboard programming modes. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. Transitions to these modes for addresses H'000000 to H'03FFFF are made by setting the PSU, ESU, P, E, PV, and EV bits in FLMCR1.

The flash memory cannot be read while being programmed or erased. Therefore, the program (user program) that controls flash memory programming/erasing should be located and executed in on-chip RAM or external memory.

See section 17.11, Flash Memory Programming and Erasing Precautions, for points to be noted when programming or erasing the flash memory. In the following operation descriptions, wait times after setting or clearing individual bits in FLMCR1 are given as parameters; for details of the wait times, see section 21.2.6, Flash Memory Characteristics.

- Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, ESU, PSU, EV, PV, E, and P bits in FLMCR1 is executed by a program in flash memory.
  - 2. When programming or erasing, set FWE to 1 (programming/erasing will not be executed if FWE = 0).
  - 3. Programming must be executed in the erased state. Do not perform additional programming on addresses that have already been programmed.

# Renesas



- After a transition from erase mode to the erase setup state, do not enter erase mode without passing through the software programming enable state.
- 4. After a transition from program mode to the program setup state, do not enter program mode without passing through the software programming enable state.

### Figure 17.9 FLMCR1 Bit Settings and State Transitions



#### 17.6.1 Program Mode

When writing data or programs to flash memory, the program/program-verify flowchart shown in figure 17.10 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 128 bytes at a time.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of programming operations (N) are shown in table 21.19 in section 21.2.6, Flash Memory Characteristics.

Following the elapse of  $(t_{sswe}) \mu s$  or more after the SWE bit is set to 1 in FLMCR1, 128-byte data is written consecutively to the write addresses. The lower 8 bits of the first address written to must be H'00 and H'80, 128 consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.

Next, the watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. Set a value greater than  $(t_{spsu} + t_{sp} + t_{cp} + t_{cpsu}) \mu s$  as the WDT overflow period. Preparation for entering program mode (program setup) is performed next by setting the PSU bit in FLMCR1. The operating mode is then switched to program mode by setting the P bit in FLMCR1 after the elapse of at least  $(t_{spsu}) \mu s$ . The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operation is within the range of  $(t_{sp}) \mu s$ .

The wait time after P bit setting must be changed according to the degree of progress through the programming operation. For details see "Notes on Program/Program-Verify Mode."

#### 17.6.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of the given programming time, clear the P bit in FLMCR1, then wait for at least  $(t_{cp}) \mu s$  before clearing the PSU bit to exit program mode. After exiting program mode, the watchdog timer setting is also cleared. The operating mode is then switched to program-verify mode by setting the PV bit in FLMCR1. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of  $(t_{spv}) \mu s$  or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least  $(t_{spvr}) \mu s$  after the dummy write

before performing this read operation. Next, the originally written data is compared with the verify data, and reprogram data is computed (see figure 17.10) and transferred to RAM. After verification of 128 bytes of data has been completed, exit program-verify mode, wait for at least  $(t_{cpv}) \mu s$ , then clear the SWE bit in FLMCR1. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. The maximum number of repetitions of the program/program-verify sequence is indicated by the maximum programming count (N). Leave a wait time of at least  $(t_{cswe}) \mu s$  after clearing SWE.

#### Notes on Program/Program-Verify Procedure

1. The program/program-verify procedure for the H8/3026F-ZTAT version uses a 128-byte-unit programming algorithm.

In order to perform 128-byte-unit programming, the lower 8 bits of the write start address must be H'00 or H'80.

2. When performing continuous writing of 128-byte data to flash memory, byte-unit transfer should be used.

128-byte data transfer is necessary even when writing fewer than 128 bytes of data. Write H'FF data to the extra addresses.

- 3. Verify data is read in word units.
- 4. The write pulse is applied and a flash memory write executed while the P bit in FLMCR1 is set. In the H8/3026F-ZTAT version, write pulses should be applied as follows in the program/program-verify procedure to prevent voltage stress on the device and loss of write data reliability.
  - a. After write pulse application, perform a verify-read in program-verify mode and apply a write pulse again for any bits read as 1 (reprogramming processing). When all the 0-write bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8/3026F-ZTAT version, the number of loops in reprogramming processing is guaranteed not to exceed the maximum value of the maximum programming count (N).
  - b. After write pulse application, a verify-read is performed in program-verify mode, and programming is judged to have been completed for bits read as 0. The following processing is necessary for programmed bits.



When programming is completed at an early stage in the program/program-verify procedure:

If programming is completed in the 1st to 6th reprogramming processing loop, additional programming should be performed on the relevant bits. Additional programming should only be performed on bits which first return 0 in a verify-read in certain reprogramming processing.

When programming is completed at a late stage in the program/program-verify procedure: If programming is completed in the 7th or later reprogramming processing loop, additional programming is not necessary for the relevant bits.

- c. If programming of other bits is incomplete in the 128 bytes, reprogramming processing should be executed. If a bit for which programming has been judged to be completed is read as 1 in a subsequent verify-read, a write pulse should again be applied to that bit.
- 5. <u>The period for which the P bit in FLMCR1 is set (the write pulse width) should be changed</u> <u>according to the degree of progress through the program/program-verify procedure.</u> For detailed wait time specifications, see section 21.2.6, Flash Memory Characteristics.

ltem	Symbol	Item	Symbol
Wait time after	t <sub>sp</sub>	When reprogramming loop count (n) is 1 to 6	t <sub>sp</sub> 30
P bit setting		When reprogramming loop count (n) is 7 or more	t <sub>sp</sub> 200
		In case of additional programming processing*	t <sub>sp</sub> 10

Note: \* Additional programming processing is necessary only when the reprogramming loop count (n) is 1 to 6.

6. The program/program-verify flowchart for the H8/3026F-ZTAT version is shown in figure 17.10.

To cover the points noted above, bits on which reprogramming processing is to be executed, and bits on which additional programming is to be executed, must be determined as shown below.

Since reprogram data and additional-programming data vary according to the progress of the programming procedure, it is recommended that the following data storage areas (128 bytes each) be provided in RAM.

Reprogram Data Computation Table

(D)	Result of Verify-Read after Write Pulse Application (V)	(X) Result of Operation	Comments
0	0	1	Programming completed: reprogramming processing not to be executed
0	1	0	Programming incomplete: reprogramming processing to be executed
1	0	1	—
1	1	1	Still in erased state: no action

Legend:

(D): Source data of bits on which programming is executed

(X): Source data of bits on which reprogramming is executed

Additional-Programming Data Computation Table

(X')	Result of Verify-Read after Write Pulse Application (V)	(Y) Result of Operation	Comments
0	0	0	Programming by write pulse application judged to be completed: additional programming processing to be executed
0	1	1	Programming by write pulse application incomplete: additional programming processing not to be executed
1	0	1	Programming already completed: additional programming processing not to be executed
1	1	1	Still in erased state: no action

Legend:

(Y): Data of bits on which additional programming is executed

(X'): Data of bits on which reprogramming is executed in a certain reprogramming loop

7. It is necessary to execute additional programming processing during the course of the H8/3026F-ZTAT version program/program-verify procedure. However, once 128-byte-unit programming is finished, additional programming should not be carried out on the same address area. When executing reprogramming, an erase must be executed first. Note that normal operation of reads, etc., is not guaranteed if additional programming is performed on addresses for which a program/program-verify operation has finished.




Figure 17.10 Program/Program-Verify Flowchart (128-Byte Programming)



#### 17.6.3 Erase Mode

When erasing flash memory, the single-block erase flowchart shown in figure 17.11 should be followed.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of erase operations (N) are shown in table 21.19 in section 21.2.6, Flash Memory Characteristics.

To erase flash memory contents, make a 1-bit setting for the flash memory area to be erased in erase block register 1 and 2 (EBR1, EBR2) at least ( $t_{sswe}$ ) µs after setting the SWE bit to 1 in FLMCR1. Next, the watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. Set a value greater than ( $t_{se}$ ) ms + ( $t_{sesu} + t_{ce} + t_{cesu}$ ) µs as the WDT overflow period. Preparation for entering erase mode (erase setup) is performed next by setting the ESU bit in FLMCR1. The operating mode is then switched to erase mode by setting the E bit in FLMCR1 after the elapse of at least ( $t_{sesu}$ ) µs. The time during which the E bit is set is the flash memory erase time. Ensure that the erase time does not exceed ( $t_{se}$ ) ms.

Note: With flash memory erasing, preprogramming (setting all memory data in the memory to be erased to all 0) is not necessary before starting the erase procedure.




#### 17.6.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the fixed erase time, clear the E bit in FLMCR1, then wait for at least  $(t_{ce}) \mu s$  before clearing the ESU bit to exit erase mode. After exiting erase mode, the watchdog timer setting is also cleared. The operating mode is then switched to erase-verify mode by setting the EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of  $(t_{sev}) \mu s$  or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least  $(t_{sevr}) \mu s$  after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is indicated by the maximum erase count (N). When verification is completed, exit erase-verify mode, and wait for at least  $(t_{cev}) \mu s$ . If erasure has been completed on all the erase blocks, clear the SWE bit in FLMCR1, and leave a wait time of at least  $(t_{cswe}) \mu s$ .

If erasing multiple blocks, set a single bit in EBR1/EBR2 for the next block to be erased, and repeat the erase/erase-verify sequence as before.



#### Figure 17.11 Erase/Erase-Verify Flowchart (Single-Block Erasing)

Rev. 2.00 Sep 20, 2005 page 510 of 800 REJ09B0260-0200

#### 17.7 **Flash Memory Protection**

There are three kinds of flash memory program/erase protection: hardware, software, and error protection.

#### 17.7.1 **Hardware Protection**

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. In this state, the settings in flash memory control register 1 (FLMCR1) and erase block registers 1 and 2 (EBR1, EBR2) are reset. In the error protection state, the FLMCR1, EBR1, and EBR2 settings are retained; the P bit and E bit can be set, but a transition is not made to program mode or erase mode. (See table 17.8.)

			Function	
ltem	Description	Program	Erase	Verify
FWE pin protection	<ul> <li>When a low level is input to the FWE pin, FLMCR1, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> </ul>	Not possible <sup>*1</sup>	Not possible <sup>*3</sup>	Not possible
Reset/ standby protection	<ul> <li>In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, EBR1, and EBR2 are initialized, and the program/erase-protected state is entered.</li> <li>In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.<sup>*4</sup></li> </ul>	Not possible	Not possible <sup>*3</sup>	Not possible
Error protection	<ul> <li>When a microcomputer operation error (error generation (FLER = 1)) was detected while flash memory was being programmed/erased, error protection is enabled. At this time, the FLMCR1, EBR1, and EBR2 settings are held, but programming/erasing is aborted at the time the error was generated. Error protection is released only by a reset via the RES pin or a WDT reset, or in the hardware standby mode.</li> </ul>	Not possible	Not possible <sup>*3</sup>	Possible *2

#### Table 17.8 Hardware Protection

NVI area that overlapped flash memory is deleted.

- 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify operation on the block being erased.
- 3. All blocks are unerasable and block-by-block specification is not possible.
- 4. See section 4.2.2, Reset Sequence, and section 17.11, Flash Memory Programming and Erasing Precautions. The H8/3026F-ZTAT version requires a minimum of 20 system clock cycles for a reset during operation.

#### 17.7.2 Software Protection

Software protection can be implemented by setting the erase block register 1 (EBR1), erase block register 2 (EBR2), and the RAMS bit in the RAM control register (RAMCR). With software protection, setting the P or E bit in the flash memory control register 1 (FLMCR1) does not cause a transition to program mode or erase mode. (See table 17.9.)

#### Table 17.9 Software Protection

			Functions	
ltem	Description	Program	Erase	Verify
Block protection	<ul> <li>Erase protection can be set for individual blocks by settings in erase block register 1 (EBR1) and erase block register 2 (EBR2)<sup>*2</sup>. However, programming protection is disabled.</li> </ul>	_	Not possible	Possible
	<ul> <li>Setting EBR1 and EBR2 to H'00 places all blocks in the erase-protected state.</li> </ul>			
Emulation protection	<ul> <li>Setting the RAMS bit 1 in RAMCR places all blocks in the program/erase-protected state.</li> </ul>	Not possible <sup>*1</sup>	Not possible <sup>*3</sup>	Possible
Notes: 1.	The RAM area overlapping flash memory can be w	ritten to.		
2.	When not erasing, set EBR1 and EBR2 to H'00.			

3. All blocks are unerasable and block-by-block specification is not possible.



#### **17.7.3** Error Protection


In error protection, an error is detected when MCU runaway occurs during flash memory programming/erasing<sup>\*1</sup>, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the MCU malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in the flash memory status register (FLMSR2) and the error protection state is entered. FLMCR1, FLMCR2, EBR1, and EBR2 settings<sup>\*3</sup> are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by resetting the P or E bit in FLMCR. However, PV and EV bit setting is enabled, and a transition can be made to verify mode<sup>\*2</sup>.

FLER bit setting conditions are as follows:

- 1. When flash memory is read during programming/erasing (including a vector read or instruction fetch)
- 2. Immediately after the start of exception handling during programming/erasing (excluding reset, illegal instruction, trap instruction, and division-by-zero exception handling)
- 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- When the bus is released during programming/erasing Error protection is released only by a RES pin or WDT reset, or in hardware standby mode.
- Notes: 1. State in which the P bit or E bit in FLMCR1 is set to 1. Note that NMI input is disabled in this state.
  - 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify on the block being erased.
  - 3. FLMCR1, EBR1, and EBR2 can be written to. However, the registers are initialized if a transition is made to software standby mode while in the error protection state.

Figure 17.12 shows the flash memory state transition diagram.



#### Figure 17.12 Flash Memory State Transitions (When High Level is Applied to FWE Pin in Mode 5 or 7 (On-Chip ROM Enabled))

The error protection function is invalid for abnormal operations other than the FLER bit setting conditions. Also, if a certain time has elapsed before this protection state is entered, damage may already have been caused to the flash memory. Consequently, this function cannot provide complete protection against damage to flash memory.

To prevent such abnormal operations, therefore, it is necessary to ensure correct operation in accordance with the program/erase algorithm, with the flash write enable (FWE) voltage applied, and to conduct constant monitoring for MCU errors, internally and externally, using the watchdog timer or other means. There may also be cases where the flash memory is in an erroneous programming or erroneous erasing state at the point of transition to this protection mode, or where programming or erasing is not properly carried out because of an abort. In cases such as these, a forced recovery (program rewrite) must be executed using boot mode. However, it may also happen that boot mode cannot be normally initiated because of overprogramming or overerasing.

## 17.8 Flash Memory Emulation in RAM

Making a setting in the RAM control register (RAMCR) enables part of RAM to be overlapped onto the flash memory area so that data to be written to flash memory can be emulated in RAM in real time. After the RAMCR setting has been made, accesses can be made from the flash memory area or the RAM area overlapping flash memory. Emulation can be performed in user mode and user program mode. Figure 17.13 shows an example of emulation of realtime flash memory programming.




Figure 17.13 Flowchart of Flash Memory Emulation in RAM




Figure 17.14 Example of RAM Overlap Operation



#### Example of Flash Memory Block Area EB0 Overlapping

- 1. Set bits RAMS and RAM2 to RAM0 in RAMCR to 1,0, 0, 0, to overlap part of RAM onto the area (EB0) for which realtime programming is required.
- 2. Realtime programming is performed using the overlapping RAM.
- 3. After the program data has been confirmed, the RAMS bit is cleared, releasing RAM overlap.
- 4. The data written in the overlapping RAM is written into the flash memory space (EB0).
- Notes: 1. When the RAMS bit is set to 1, program/erase protection is enabled for all blocks regardless of the value of RAM2 to RAM0 (emulation protection). In this state, setting the P or E bit in FLMCR1 will not cause a transition to program mode or erase mode. When actually programming or erasing a flash memory area, the RAMS bit should be cleared to 0.
  - 2. A RAM area cannot be erased by execution of software in accordance with the erase algorithm while flash memory emulation in RAM is being used.
  - 3. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlap RAM.
  - 4. As in on-board programming mode, care is required when applying and releasing FWE to prevent erroneous programming or erasing. To prevent erroneous programming and erasing due to program runaway during FWE application, in particular, the watchdog timer should be set when the PSU, P, ESU, or E bit is set to 1 in FLMCR1, even while the emulation function is being used.
  - 5. When the emulation function is used, NMI input is prohibited when the P bit or E bit is set to 1 in FLMCR1, in the same way as with normal programming and erasing.

The P and E bits are cleared by a reset (including a watchdog timer reset), in standby mode, when a high level is not being input to the FWE pin, or when the SWE bit in FLMCR1 is 0 while a high level is being input to the FWE pin.

## 17.9 NMI Input Disabling Conditions

All interrupts, including NMI input, should be disabled while flash memory is being programmed or erased (while the P bit or E bit is set in FLMCR1), and while the boot program is executing in boot mode<sup>\*1</sup>, to give priority to the program or erase operation. There are three reasons for this:

- 1. NMI input during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- 2. In the NMI exception handling sequence during programming or erasing, the vector would not be read correctly<sup>\*2</sup>, possibly resulting in MCU runaway.
- 3. If NMI input occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling NMI input, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All interrupt requests (exception handling and bus release), including NMI, must therefore be restricted inside and outside the MCU during FWE application. NMI input is also disabled in the error protection state and while the P or E bit remains set in FLMCR1 during flash memory emulation in RAM.

- Notes: 1. This is the interval until a branch is made to the boot program area in the on-chip RAM (This branch takes place immediately after transfer of the user program is completed). Consequently, after the branch to the RAM area, NMI input is enabled except during programming and erasing. Interrupt requests must therefore be disabled inside and outside the MCU until the user program has completed initial programming (including the vector table and the NMI interrupt handling routine).
  - 2. The vector may not be read correctly in this case for the following two reasons:
    - If flash memory is read while being programmed or erased (while the P bit or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
    - If the entry in the interrupt vector table has not been programmed yet, interrupt exception handling will not be executed correctly.



## 17.10 Flash Memory PROM Mode

The H8/3026F-ZTAT version have a PROM mode as well as the on-board programming modes for programming and erasing flash memory. In PROM mode, the on-chip ROM can be freely programmed using a general-purpose PROM writer that supports the Renesas Technology microcomputer device type with 256-kbyte on-chip flash memory.


#### 17.10.1 Socket Adapters and Memory Map

In PROM mode using a PROM writer, memory reading (verification) and writing and flash memory initialization (total erasure) can be performed. For these operations, a special socket adapter is mounted in the PROM writer. The socket adapter product codes are given in table 17.10. In the H8/3026F-ZTAT version PROM mode, only the socket adapters shown in this table should be used.

Product Code	Package	Socket Adapter Product Code	Manufacturer
HD64F3026F	100-pin QFP (FP-100B)	TBD	MINATO
HD64F3026TE	100-pin TQFP (TFP-100B)	TBD	ELECTRONICS INC.
HD64F3026FP	100-pin QFP (FP-100A)	TBD	
HD64F3026F	100-pin QFP (FP-100B)	TBD	DATA I/O JAPAN CO.
HD64F3026TE	100-pin TQFP (TFP-100B)	TBD	
HD64F3026FP	100-pin QFP (FP-100A)	TBD	

#### Table 17.10 H8/3026F-ZTAT Version Socket Adapter Product Codes

Figure 17.15 shows the memory map in PROM mode.



#### Figure 17.15 Memory Map in PROM Mode

#### 17.10.2 Notes on Use of PROM Mode

- 1. A write to a 128-byte programming unit in PROM mode should be performed once only. Erasing must be carried out before reprogramming an address that has already been programmed.
- 2. When using a PROM writer to reprogram a device on which on-board programming/erasing has been performed, it is recommended that erasing be carried out before executing programming.
- 3. The memory is initially in the erased state when the device is shipped by Renesas Technology. For samples for which the erasure history is unknown, it is recommended that erasing be executed to check and correct the initialization (erase) level.
- 4. The H8/3026F-ZTAT version does not support a product identification mode as used with general-purpose EPROMs, and therefore the device name cannot be set automatically in the PROM writer.
- 5. Refer to the instruction manual provided with the socket adapter, or other relevant documentation, for information on PROM writers and associated program versions that are compatible with the PROM mode of the H8/3026F-ZTAT version.

## 17.11 Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode, the RAM emulation function, and PROM mode are summarized below.

#### 1. Use the specified voltages and timing for programming and erasing.

Applied voltages in excess of the rating can permanently damage the device. Use a PROM programmer that supports the Renesas Technology microcomputer device type with 256-kbyte on-chip flash memory.

#### 2. Powering on and off (see figures 17.16 to 17.18)

Do not apply a high level to the FWE pin until  $V_{CC}$  has stabilized. Also, drive the FWE pin low before turning off  $V_{CC}.$ 

When applying or disconnecting  $V_{CC}$  power, fix the FWE pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery. Failure to do so may result in overprogramming or overerasing due to MCU runaway, and loss of normal memory cell operation.

#### 3. FWE application/disconnection

FWE application should be carried out when MCU operation is in a stable condition. If MCU operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnection to prevent unintentional programming or erasing of flash memory:

- Apply FWE when the V<sub>CC</sub> voltage has stabilized within its rated voltage range. If FWE is applied when the MCU's V<sub>CC</sub> power supply is not within its rated voltage range, MCU operation will be unstable and flash memory may be erroneously programmed or erased.
- Apply FWE when oscillation has stabilized (after the elapse of the oscillation settling time).

When  $V_{CC}$  power is turned on, hold the  $\overline{RES}$  pin low for the duration of the oscillation settling time before applying FWE. Do not apply FWE when oscillation has stopped or is unstable.

• In boot mode, apply and disconnect FWE during a reset.

In a transition to boot mode, FWE = 1 input and  $MD_2-MD_0$  setting should be performed while the  $\overline{RES}$  input is low. FWE and  $MD_2-MD_0$  pin input must satisfy the mode programming setup time (t<sub>MDS</sub>) with respect to the reset release timing. When making a transition from boot mode to another mode, also, a mode programming setup time is necessary with respect to the reset release timing.

In a reset during operation, the  $\overline{\text{RES}}$  pin must be held low for a minimum of 20 system clock cycles.

• In user program mode, FWE can be switched between high and low level regardless of RES input.

FWE input can also be switched during execution of a program in flash memory.

• Do not apply FWE if program runaway has occurred.

During FWE application, the program execution state must be monitored using the watchdog timer or some other means.

• Disconnect FWE only when the SWE, ESU, PSU, EV, PV, E, and P bits in FLMCR1 are cleared.

Make sure that the SWE, ESU, PSU, EV, PV, E, and P bits are not set by mistake when applying or disconnecting FWE.

#### 4. Do not apply a constant high level to the FWE pin.

T prevent erroneous programming or erasing due to program runaway, etc., apply a high level to the FWE pin only when programming or erasing flash memory (including execution of flash memory emulation using RAM). A system configuration in which a high level is constantly applied to the FWE pin should be avoided. Also, while a high level is applied to the FWE pin, the watchdog timer should be activated to prevent overprogramming or overerasing due to program runaway, etc.

#### 5. Use the recommended algorithm when programming and erasing flash memory.

The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

Also note that access to the flash memory space by means of a MOV instruction, etc., is not permitted while the P bit or E bit is set.

#### 6. Do not set or clear the SWE bit during execution of a program in flash memory.

Clear the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten, but flash memory should only be accessed for verify operations (verification during programming/erasing).

Similarly, when using the RAM emulation function while a high level is being input to the FWE pin, the SWE bit must be cleared before executing a program or reading data in flash memory. However, the RAM area overlapping flash memory space can be read and written to regardless of whether the SWE bit is set or cleared.

A wait time is necessary after the SWE bit is cleared. For details see table 21.19 in section 21.2.6, Flash Memory Characteristics.

#### 7. Do not use interrupts while flash memory is being programmed or erased.

All interrupt requests, including NMI, should be disabled during FWE application to give priority to program/erase operations (including emulation in RAM). Bus release must also be disabled.

#### 8. Do not perform additional programming. Erase the memory before reprogramming.

In on-board programming, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire programming unit block erased.


#### 9. Before programming, check that the chip is correctly mounted in the PROM writer.

Overcurrent damage to the device can result if the index marks on the PROM writer socket, socket adapter, and chip are not correctly aligned.

#### 10. Do not touch the socket adapter or chip during programming.

Touching either of these can cause contact faults and write errors.

- 11. A wait time of 100 µs or more is necessary when performing a read after a transition to normal mode from program, erase, or verify mode.
- 12. Use byte access on the registers that control the flash memory (FLMCR1, FLMCR2, EBR1, EBR2, and RAMCR).



## Figure 17.16 Power-On/Off Timing (Boot Mode)





Figure 17.17 Power-On/Off Timing (User Program Mode)





#### Figure 17.18 Mode Transition Timing (Example: Boot Mode → User Mode ↔ User Program Mode)

## 17.12 Mask ROM (H8/3026 Mask ROM Version) Overview

#### 17.12.1 Block Diagram

Figure 17.19 shows a block diagram of the ROM.




Figure 17.19 ROM Block Diagram (H8/3026 Mask ROM Version)



## 17.13 Notes on Ordering Mask ROM Version Chip

When ordering H8/3026 with mask ROM, note the following.

- 1. When ordering by means of an EPROM, use a 512-kbyte one.
- 2. Fill all unused addresses with H'FF as shown in figure 17.20 to make the ROM data size 512kbytes for the H8/3026 mask ROM version. This applies to ordering by means of an EPROM and by means of data transmission.




Figure 17.20 Mask ROM Addresses and Data

3. The flash memory control registers (FLMCR, EBR, RAMCR, FLMSR, FLMCR1, FLMCR2, EBR1, and EBR2) used by the version with on-chip flash memory are not provided in the mask ROM version. Reading the corresponding addresses in a mask ROM version will always return 1s, and writes to these addresses are disabled. This must be borne in mind when switching from a flash memory version to a mask ROM version.

## 17.14 Notes when Converting the F-ZTAT Application Software to the Mask ROM Versions

Please note the following when converting the F-ZTAT application software to the mask ROM versions.

The values read from the internal registers for the flash ROM or the mask ROM version and F-ZTAT version differ as follows.

			Status			
Register	Bit	Value	F-ZTAT Version	Mask ROM Version		
FLMCR	FWE	0	Application software running	— (Is not read out)		
		1	Programming	Application software running (Always read as 1)		

Note: This difference applies to all the F-ZTAT versions and all the mask ROM versions that have different ROM size.



## Section 18 Flash Memory [H8/3024F-ZTAT Version]

## 18.1 Overview

The H8/3024F-ZTAT version has 128 kbytes of on-chip flash memory. The flash memory is connected to the CPU by a 16-bit data bus. The CPU accesses both byte data and word data in two states, enabling rapid data transfer.

The on-chip ROM is enabled and disabled by setting the mode pins  $(MD_2 \text{ to } MD_0)$  as shown in table 18.1.

The on-chip flash memory product (H8/3024F-ZTAT version) can be erased and programmed onboard, as well as with a special-purpose PROM programmer.

	Γ	Mode P	ins	
Mode	MD2	MD1	MD0	On-Chip ROM
Mode 1 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	0	1	Disabled (external address area)
Mode 2 (expanded 1-Mbyte mode with on-chip ROM disabled)	0	1	0	_
Mode 3 (expanded 16-Mbyte mode with on-chip ROM disabled)	0	1	1	
Mode 4 (expanded 16-Mbyte mode with on-chip ROM disabled)	1	0	0	
Mode 5 (expanded 16-Mbyte mode with on-chip ROM enabled)	1	0	1	Enabled
Mode 6 (single-chip normal mode)	1	1	0	_
Mode 7 (single-chip advanced mode)	1	1	1	_

#### Table 18.1 Operating Modes and ROM

## 18.2 Features

The H8/3024F-ZTAT version has 128 kbytes of on-chip flash memory.

The features of the flash memory are summarized below.

- Four flash memory operating modes
  - Program mode
  - Erase mode
  - Program-verify mode
  - Erase-verify mode
- Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erasing is performed in block units. To erase the entire flash memory, each block must be erased in turn. In block erasing, 1-kbyte, 28-kbyte, and 32-kbyte blocks can be set arbitrarily.

• Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte programming, equivalent approximately to 80  $\mu$ s (typ.) per byte, and the erase time is 100 ms (typ.) per block.

• Reprogramming capability

The flash memory can be reprogrammed up to 100 times.

On-board programming modes

There are two modes in which flash memory can be programmed/erased/verified on-board. A function is also provided specially in boot mode for identifying a program transferred from the host side:

- Boot mode
- User program mode
- Automatic bit rate adjustment

For data transfer in boot mode, the H8/3024F-ZTAT version chip's bit rate can be automatically adjusted to match the transfer bit rate of the host.

• Flash memory emulation in RAM

Flash memory programming can be emulated in real time by overlapping a part of RAM onto flash memory.

• Protect modes

There are three protect modes—hardware, software, and error—which allow protected status to be designated for flash memory program/erase/verify operations

#### PROM mode

Flash memory can be programmed/erased in PROM mode, using a PROM programmer, as well as in on-board programming mode.

#### 18.2.1 Block Diagram




Figure 18.1 Block Diagram of Flash Memory

#### 18.2.2 Pin Configuration

The flash memory is controlled by means of the pins shown in table 18.2.

Pin Name	Abbreviation	I/O	Function
Reset	RES	Input	Reset
Flash write enable	FWE	Input	Flash program/erase protection by hardware
Mode 2	MD <sub>2</sub>	Input	Sets H8/3024F-ZTAT version operating mode
Mode 1	MD <sub>1</sub>	Input	Sets H8/3024F-ZTAT version operating mode
Mode 0	MD <sub>0</sub>	Input	Sets H8/3024F-ZTAT version operating mode
Transmit data	TxD <sub>1</sub>	Output	Serial transmit data output
Receive data	RxD <sub>1</sub>	Input	Serial receive data input

#### Table 18.2Flash Memory Pins

#### 18.2.3 Register Configuration

The registers used to control the on-chip flash memory when enabled are shown in table 18.3.

#### Table 18.3 Flash Memory Registers

Register Name	Abbreviation	R/W	Initial Value	Address <sup>*1</sup>
Flash memory control register 1	FLMCR1	R/W	H'00 <sup>*2</sup>	H'EE030
Flash memory control register 2	FLMCR2	R	H'00	H'EE031
Erase block register	EBR	R/W	H'00	H'EE032
RAM control register	RAMCR	R/W	H'F1	H'EE077

Notes: FLMCR1, FLMCR2, EBR, and RAMCR are 8-bit registers, and should be accessed by byte access. These registers are used only in the versions with on-chip flash memory, and are not provided in the versions with on-chip mask ROM. Reading the corresponding addresses in a mask ROM version will always return 1s, and writes to these addresses are invalid.

- 1. Lower 20 bits of address in advanced mode.
- 2. When a high level is input to the FWE pin, the initial value is H'80.



## **18.3** Register Descriptions

Bit	7	6	5	4	3	2	1	0
	FWE	SWE	ESU	PSU	EV	PV	E	Р
Initial value	*	0	0	0	0	0	0	0
Read/Write	R	R/W						

#### 18.3.1 Flash Memory Control Register 1 (FLMCR1)

Note: \* Determined by the state of the FWE pin.

FLMCR1 is an 8-bit register used for flash memory operating mode control.

Program-verify mode or erase-verify mode for addresses H'00000 to H'1FFFF is entered by setting the SWE bit when FWE = 1, then setting the PV or EV bit. Program mode for addresses H'00000 to H'1FFFF is entered by setting the SWE bit when FWE = 1, then setting the PSU bit, and finally setting the P bit. Erase mode for addresses H'00000 to H'1FFFF is entered by setting the SWE bit when FWE = 1, then setting the ESU bit, and finally setting the E bit. FLMCR1 is initialized by a reset, and in hardware standby mode and software standby mode. Its initial value is H'80 when a high level is input to the FWE pin, and H'00 when a low level is input. In mode 6 the FWE pin must be fixed low since flash memory on-board programming modes are not supported. When the on-chip flash memory is disabled, a read access to this register will return H'00, and writes are invalid.

When setting bits 6 to 0 in this register, one bit must be set one at a time. Writes to the SWE bit in FLMCR1 are enabled only when FWE = 1; writes to bits ESU, PSU, EV, and PV only when FWE = 1 and SWE = 1; writes to the E bit only when FWE = 1, SWE = 1, and ESU = 1; and writes to the P bit only when FWE = 1, SWE = 1, and PSU = 1.

- Notes: 1. The programming and erase flowcharts must be followed when setting the bits in this register to prevent erroneous programming or erasing.
  - 2. Transitions are made to program mode, erase mode, program-verify mode, and erase-verify mode according to the settings in this register. When reading flash memory as normal on-chip ROM, bits 6 to 0 in this register must be cleared.

## **Bit 7—Flash Write Enable (FWE):** Sets hardware protection against flash memory programming/erasing.

Bit 7 FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state)
1	When a high level is input to the FWE pin

**Bit 6—Software Write Enable (SWE):** Enables or disables flash memory programming and erasing. (This bit should be set when setting bits 5 to 0 and EBR bits 7 to 0.)

Bit 6 SWE	Description	
0	Programming/erasing disabled	(Initial value)
1	Programming/erasing enabled	
	[Setting condition]	
	When FWE = 1	

Note: Do not execute a SLEEP instruction while the SWE bit is set to 1.

**Bit 5—Erase Setup (ESU):** Prepares for a transition to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set the SWE, PSU, EV, PV, E, or P bit at the same time).

Bit 5 ESU	Description	
0	Erase setup cleared	(Initial value)
1	Erase setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	



**Bit 4—Program Setup (PSU):** Prepares for a transition to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set the SWE, ESU, EV, PV, E, or P bit at the same time).

Bit 4 PSU	Description	
0	Program setup cleared	(Initial value)
1	Program setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

**Bit 3—Erase-Verify Mode (EV):** Selects erase-verify mode transition or clearing. (Do not set the SWE, ESU, PSU, PV, E, or P bit at the same time.)

Bit 3 EV	Description	
0	Erase-verify mode cleared	(Initial value)
1	Transition to erase-verify mode	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

**Bit 2—Program-Verify Mode (PV):** Selects program-verify mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, E, or P bit at the same time.)

Bit 2 PV	Description	
0	Program-verify mode cleared	(Initial value)
1	Transition to program-verify mode	
	[Setting condition]	
	When $FWE = 1$ and $SWE = 1$	

**Bit 1—Erase Mode (E):** Selects erase mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, PV, or P bit at the same time.)

Bit 1		
Е	Description	
0	Erase mode cleared	(Initial value)
1	Transition to erase mode	
	[Setting condition]	
	When $FWE = 1$ , $SWE = 1$ , and $ESU = 1$	

Note: Do not access the flash memory while the E bit is set.

**Bit 0—Program (P):** Selects program mode transition or clearing. (Do not set the SWE, ESU, PSU, EV, PV, or E bit at the same time.)

Bit 0		
Р	Description	
0	Program mode cleared	(Initial value)
1	Transition to program mode	
	[Setting condition]	
	When $FWE = 1$ , $SWE = 1$ , and $PSU = 1$	

Note: Do not access the flash memory while the P bit is set.

#### 18.3.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1	0
	FLER	_		—	—	—	—	—
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

FLMCR2 is an 8-bit register used for flash memory operating mode control. FLMCR2 is initialized to H'00 by a reset, and in hardware standby mode and software standby mode. When the on-chip flash memory is disabled, a read will return H'00.

Note: FLMCR2 is a read-only register, and should not be written to.

**Bit 7—Flash Memory Error (FLER):** Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.

Bit 7 FLER	Description					
0	Flash memory is operating normally					
	Flash memory program/erase protection (error protection) is disabled					
	[Clearing condition]					
	Reset (RES pin or WDT reset) or hardware standby mode (Initial value)					
1	An error occurred during flash memory programming/erasing					
	Flash memory program/erase protection (error protection) is enabled					
	[Setting conditions]					
	<ul> <li>When flash memory is read during programming/erasing (including a vector read or instruction fetch, but excluding a read of the RAM area overlapping flash memory space)</li> </ul>					
	• Immediately after the start of exception handling during programming/erasing (excluding reset, illegal instruction, trap instruction, and division-by-zero exception handling)					
	<ul> <li>When a SLEEP instruction (including software standby) is executed during programming/erasing</li> </ul>					
	When the bus is released during programming/erasing					

Bits 6 to 0—Reserved: These bits are always read as 0.

#### 18.3.3 Erase Block Register (EBR)

EBR is an 8-bit register that designates the flash memory block for erasure. EBR is initialized to H'00 by a reset, in hardware standby mode or software standby mode, when a high level is not input to the FWE pin, or when the SWE bit in FLMCR1 is 0 when a high level is applied to the FWE pin. When a bit is set in EBR, the corresponding block can be erased. Other blocks are erase-protected. The blocks are erased block by block. Therefore, set only one bit in EBR; do not set bits in EBR to erase two or more blocks at the same time.

Each bit in EBR cannot be set until the SWE bit in FLMCR1 is set. The flash memory block configuration is shown in table 18.4. To erase all the blocks, erase each block sequentially.

The H8/3024F-ZTAT version does not support the on-board programming mode in mode 6, so bits in this register cannot be set to 1 in mode 6.

	Bit	7	6	5	4	3	2	1	0
		EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Modes 1	f Initial value	0	0	0	0	0	0	0	0
to 4, and 6	Read/Write	R	R	R	R	R	R	R	R
Modes 5 and 7	f Initial value	0	0	0	0	0	0	0	0
	Read/Write	R/W							

**Bits 7 to 0—Block 7 to Block 0 (EB7 to EB0):** Setting one of these bits specifies the corresponding block (EB7 to EB0) for erasure.

# Bits 7–0 EB7–EB0 Description 0 Corresponding block (EB7 to EB0) not selected (Initial value) 1 Corresponding block (EB7 to EB0) selected Version

Note: When not performing an erase, clear all EBR bits to 0.




Block (Size)	Address
EB0 (1 kbyte)	H'000000-H'0003FF
EB1 (1 kbyte)	H'000400–H'0007FF
EB2 (1 kbyte)	H'000800-H'000BFF
EB3 (1 kbyte)	H'000C00-H'000FFF
EB4 (28 kbytes)	H'001000–H'007FFF
EB5 (32 kbytes)	H'008000-H'00FFFF
EB6 (32 kbytes)	H'010000–H'017FFF
EB7 (32 kbytes)	H'018000-H'01FFFF

#### Table 18.4 Flash Memory Erase Blocks

#### 18.3.4 RAM Control Register (RAMCR)

RAMCR selects the RAM area to be used when emulating real-time flash memory programming.



Used together with bits 2 and 1 to select a flash memory area

Note: \* Cannot be set to 1 in mode 6.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

**Bit 3—RAM Select (RAMS):** Used with bits 2 to 1 to reassign an area to RAM (see table 18.5). The initial setting for this bit is 0 in modes 5, 6, and 7 (internal flash memory enabled) and programming is enabled.\* In modes other than 5 to 7, 0 is always read and writing is disabled. This bit is initialized by a reset and in hardware standby mode. It is not initialized in software standby mode.

When 1 is written to the RAMS bit, all flash memory blocks are protected from programming and erasing.

**Bits 2 and 1—RAM2 and RAM1:** These bits are used with bit 3 to reassign an area to RAM (see table 18.5). The initial setting for this bit is 0 in modes 5, 6, and 7 (internal flash memory enabled) and programming is enabled.<sup>\*</sup> In modes other than 5 to 7, 0 is always read and writing is disabled. These bits are initialized by a reset and in hardware standby mode. They are not initialized in software standby mode.

Bit 0—Reserved: This bit cannot be modified and is always read as 1.


Note: \* Flash memory emulation by RAM is not supported for mode 6 (single chip normal mode), so programming is possible, but do not set 1.

When performing flash memory emulation by RAM, the RAME bit in SYSCR must be set to 1.

	Bit 3	Bit 2	Bit 1	
RAM Area	RAMS	RAM2	RAM1	RAM Emulation Status
H'FFF000–H'FFF3FF	0	0/1	0/1	No emulation
H'000000-H'0003FF	1	0	0	Mapping RAM
H'000400-H'0007FF	1	0	1	
H'000800-H'000BFF	1	1	0	
H'000C00-H'000FFF	1	1	1	

#### Table 18.5 RAM Area Setting








### **18.4** Overview of Operation

#### 18.4.1 Mode Transitions

When the mode pins and the FWE pin are set in the reset state and a reset-start is executed, the H8/3024F-ZTAT version enters one of the operating modes shown in figure 18.3. In user mode, flash memory can be read but not programmed or erased.

Flash memory can be programmed and erased in boot mode, user program mode, and PROM mode.

Boot mode and user program mode cannot be used in the H8/3024F-ZTAT version's mode 6 (normal mode with on-chip ROM enabled).




#### Figure 18.3 Flash Memory Related State Transitions


State transitions between the normal and user modes and on-board programming mode are performed by changing the FWE pin level from high to low or from low to high. To prevent misoperation (erroneous programming or erasing) in these cases, the bits in the flash memory control register (FLMCR1) should be cleared to 0 before making such a transition. After the bits are cleared, a wait time is necessary. Normal operation is not guaranteed if this wait time is insufficient.

#### 18.4.2 On-Board Programming Modes


#### **Example of Boot Mode Operation**



 Flash memory initialization The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard




 Programming control program transfer When boot mode is entered, the boot program in the H8/3024F-ZTAT version (originally incorporated in the chip) is started and the programming control program in the host is transferred to RAM via SCI communication. The boot program required for flash memory erasing is automatically transferred to the RAM boot program area.



4. Writing new application program An identification check is carried out to see if the programming control program is compatible with the H8/3024F-ZTAT version. The programming control program transferred


from the host to RAM is executed, and the new application program in the host is written into the flash memory.






#### **Example of User Program Mode Operation**


- 1. Initial state
  - The FWE assessment program that confirms that user program mode has been entered, and the program that will transfer the programming/ erase control program from flash memory to on-chip RAM should be written into the flash memory by the user beforehand. The programming/erase control program should be prepared in the host or in the flash memory.



 Flash memory initialization The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



 Programming/erase control program transfer When user program mode is entered, user software recognizes this fact, executes the transfer program in the flash memory, and transfers the programming/erase control program to RAM.



 Writing new application program Next, the new application program in the host is written into the erased flash memory blocks. Do not write to unerased blocks.

#### 18.4.3 Flash Memory Emulation in RAM

In the H8/3024F-ZTAT version, flash memory programming can be emulated in real time by overlapping the flash memory with part of RAM ("overlap RAM"). When the emulation block set in RAMCR is accessed while the emulation function is being executed, data written in the overlap RAM is read.

Emulation should be performed in user mode or user program mode.




Figure 18.4 Reading Overlap RAM Data in User Mode/User Program Mode

When overlap RAM data is confirmed, clear the RAMS bit to cancel RAM overlap, and actually perform writes to the flash memory in user program mode.

When the programming control program is transferred to RAM in on-board programming mode, ensure that the transfer destination and the overlap RAM do not overlap, as this will cause data in the overlap RAM to be rewritten.





Figure 18.5 Writing Overlap RAM Data in User Program Mode

#### **18.4.4** Block Configuration

The flash memory in the H8/3024F-ZTAT version is divided into three 32-kbyte blocks, one 28-kbyte block, and four 1-kbyte blocks. Erasing can be carried out in block units.





### 18.5 On-Board Programming Mode

When pins are set to on-board programming mode and a reset-start is executed, the chip enters the on-board programming state in which on-chip flash memory programming, erasing, and verifying can be carried out. There are two operating modes in this mode—boot mode and user program mode. The pin settings for entering each mode are shown in table 18.6. For a diagram of the transitions to the various flash memory modes, see figure 18.3.

Boot mode and user program mode cannot be used in the H8/3024F-ZTAT version's mode 6 (onchip ROM enabled).

Mode		FWE	MD <sub>2</sub>	MD <sub>1</sub>	MD <sub>0</sub>	
Boot mode	Mode 5	1 <sup>*1</sup>	0*2	0	1	
	Mode 7		0*2	1	1	
User program mode	Mode 5		1	0	1	
	Mode 7		1	1	1	

#### Table 18.6 On-Board Programming Mode Settings

Notes: 1. For the High level input timing, see items 6 and 7 of Notes on Use of Boot Mode.

 In boot mode, the MD<sub>2</sub> setting should be the inverse of the input. In the boot mode in the H8/3024F-ZTAT version, the levels of the mode pins (MD<sub>2</sub> to MD<sub>0</sub>) are reflected in mode select bits 2 to 0 (MDS2 to MDS0) in the mode control register (MDCR).

#### 18.5.1 Boot Mode

When boot mode is used, a flash memory programming control program must be prepared beforehand in the host, and SCI channel 1, which is to be used, must be set to asynchronous mode.

When a reset-start is executed after setting the H8/3024F-ZTAT version' pins to boot mode, the boot program already incorporated in the MCU is activated, and the programming control program prepared beforehand in the host is transmitted sequentially to the H8/3024F-ZTAT version, using the SCI. In the H8/3024F-ZTAT version, the programming control program received via the SCI is written into the programming control program area in on-chip RAM. After the transfer is completed, control branches to the start address (H'FFF520) of the programming control program area and the programming control program execution state is entered (flash memory programming/erasing can be performed).

Figure 18.6 shows a system configuration diagram when using boot mode, and figure 18.7 shows the boot program mode execution procedure.






Figure 18.6 System Configuration When Using Boot Mode



#### Figure 18.7 Boot Mode Execution Procedure

#### Automatic SCI Bit Rate Adjustment:



When boot mode is initiated, the H8/3024F-ZTAT version measures the low period of the asynchronous SCI communication data (H'00) transmitted continuously from the host. The SCI transmit/receive format should be set as 8-bit data, 1 stop bit, no parity. The H8/3024F-ZTAT version calculates the bit rate of the transmission from the host from the measured low period, and transmits one H'00 byte to the host to indicate the end of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the H8/3024F-ZTAT version. If reception cannot be performed normally, initiate boot mode again (reset), and repeat the above operations. Depending on the host's transmission bit rate and the H8/3024F-ZTAT version's system clock frequency, there will be a discrepancy between the bit rates of the host and the H8/3024F-ZTAT version. To ensure correct SCI operation, the host's transfer bit rate should be set to 4800, 9600, or 19,200 bps<sup>\*</sup>.

Table 18.7 shows typical host transfer bit rates and system clock frequencies for which automatic adjustment of the H8/3024F-ZTAT version bit rate is possible. The boot program should be executed within this system clock range.


Host Bit Rate (bps)	System Clock Frequency for which Automatic Adjustment of H8/3024F-ZTAT Version Bit Rate is Possible (MHz)
19,200	16 to 25
9,600	8 to 25
4,800	4 to 25

# Table 18.7System Clock Frequencies for which Automatic Adjustment of H8/3024F-ZTAT<br/>Version Bit Rate is Possible

Note: \* Only use a setting of 4800, 9600, or 19200 for the host's bit rate. No other settings can be used.

Although the H8/3024F-ZTAT version may also perform automatic bit rate adjustment with bit rate and system clock combinations other than those shown in table 18.7, a degree of error will arise between the bit rates of the host and the MCU, and subsequent transfer will not be performed normally. Therefore, only a combination of bit rate and system clock frequency within one of the ranges shown in table 18.7 can be used for boot mode execution.

**On-Chip RAM Area Divisions in Boot Mode:** In boot mode, the RAM area is divided into an area used by the boot program and an area to which the user program is transferred via the SCI, as shown in figure 18.8. The boot program area becomes available when a transition is made to the execution state for the user program transferred to RAM.





#### Notes on Use of Boot Mode:


- 1. When the H8/3024F-ZTAT version chip comes out of reset in boot mode, it measures the low period of the input at the SCI's RxD<sub>1</sub> pin. The reset should end with RxD<sub>1</sub> high. After the reset ends, it takes about 100 states for the chip to get ready to measure the low period of the RxD<sub>1</sub> input.
- 2. In boot mode, if any data has been programmed into the flash memory (if all data is not 1), all flash memory blocks are erased. Boot mode is for use when user program mode is unavailable, such as the first time on-board programming is performed, or if the program activated in user program mode is accidentally erased.
- 3. Interrupts cannot be used while the flash memory is being programmed or erased.
- 4. The  $RxD_1$  and  $TxD_1$  lines should be pulled up on the board.
- 5. Before branching to the user program the H8/3024F-ZTAT version terminates transmit and receive operations by the on-chip SCI (channel 1) (by clearing the RE and TE bits to 0 in the serial control register (SCR)), but the adjusted bit rate value remains set in the bit rate register

(BRR). The transmit data output pin,  $TxD_1$ , goes to the high-level output state (P9<sub>1</sub>DDR = 1 in P9DDR, P9<sub>1</sub>DR = 1 in P9DR).

The contents of the CPU's internal general registers are undefined at this time, so these registers must be initialized immediately after branching to the user program. In particular, since the stack pointer (SP) is used implicitly in subroutine calls, etc., a stack area must be specified for use by the user program.

The initial values of other on-chip registers are not changed.

- 6. Boot mode can be entered by setting pins  $MD_0$  to  $MD_2$  and FWE in accordance with the mode setting conditions shown in table 18.6, and then executing a reset-start.
  - a. When switching from boot mode to normal mode, the boot mode state within the chip must first be cleared by reset input via the  $\overline{\text{RES}}$  pin<sup>\*1</sup>. The  $\overline{\text{RES}}$  pin must be held low for at least 20 system clock cycles.<sup>\*2</sup>
  - b. Do not change the input levels of the mode pins  $(MD_2 \text{ to } MD_0)$  or the FWE pin in boot mode. To change the mode, the  $\overline{RES}$  pin must first be driven low to set the reset state. Also, if a watchdog timer reset occurs in the boot mode state, the MCU's internal state will not be cleared, and the on-chip boot program will be restarted regardless of the mode pin states.
  - c. The FWE pin must not be driven low while the boot program is running or flash memory is being programmed or erased.<sup>\*3</sup>
- 7. If the mode pin input levels are changed (for example, from low to high) during a reset, the state of ports with multiplexed address functions and bus control output signals (CSn, AS, RD, LWR, HWR) may also change according to the change in the MCU's operating mode. Therefore, care must be taken to make pin settings to prevent these pins from being used directly as output signal pins during a reset, or to prevent collision with signals outside the MCU.



- Notes: 1. Mode pin and FWE pin input must satisfy the mode programming setup time (t<sub>MDS</sub>) with respect to the reset release timing.
  - 2. See section 4.2.2, Reset Sequence, and section 18.11, Flash Memory Programming and Erasing Precautions. The H8/3024F-ZTAT version requires a minimum of 20 system clock cycles for a reset during operation.
  - 3. For further information on FWE application and disconnection, see section 18.11, Flash Memory Programming and Erasing Precautions.

#### 18.5.2 User Program Mode


When set to user program mode, the H8/3024F-ZTAT version can program and erase its flash memory by executing a user program/erase control program. Therefore, on-board reprogramming of the on-chip flash memory can be carried out by providing on-board means of FWE control and supply of programming data, and storing a program/erase control program in part of the program area as necessary.

To select user program mode, select a mode that enables the on-chip ROM (mode 5 or 7), and apply a high level to the FWE pin. In this mode, on-chip supporting modules other than flash memory operate as they normally would in modes 5 and 7.

Flash memory programming/erasing should not be carried out in mode 6. When mode 6 is set, the FWE pin must be driven low.

The flash memory itself cannot be read while being programmed or erased, so the program that performs programming should be placed in external memory or transferred to RAM and executed there.

Figure 18.9 shows the execution procedure when user program mode is entered during program execution in RAM. It is also possible to start from user program mode in a reset-start.



bits 6 to 0 in FLMCR1 are cleared to 0.

Figure 18.9 Example of User Program Mode Execution Procedure




### 18.6 Flash Memory Programming/Erasing

A software method, using the CPU, is employed to program and erase flash memory in the onboard programming modes. There are four flash memory operating modes: program mode, erase mode, program-verify mode, and erase-verify mode. Transitions to these modes for addresses H'000000 to H'01FFFF are made by setting the PSU, ESU, P, E, PV, and EV bits in FLMCR1.

The flash memory cannot be read while being programmed or erased. Therefore, the program (user program) that controls flash memory programming/erasing should be located and executed in on-chip RAM or external memory.

See section 18.11, Flash Memory Programming and Erasing Precautions, for points to be noted when programming or erasing the flash memory. In the following operation descriptions, wait times after setting or clearing individual bits in FLMCR1 are given as parameters; for details of the wait times, see section 21.2.6, Flash Memory Characteristics.

- Notes: 1. Operation is not guaranteed if setting/resetting of the SWE, ESU, PSU, EV, PV, E, and P bits in FLMCR1 is executed by a program in flash memory.
  - 2. When programming or erasing, set FWE to 1 (programming/erasing will not be executed if FWE = 0).
  - 3. Programming must be executed in the erased state. Do not perform additional programming on addresses that have already been programmed.



- After a transition from erase mode to the erase setup state, do not enter erase mode without passing through the software programming enable state.
- 4. After a transition from program mode to the program setup state, do not enter program mode without passing through the software programming enable state.

#### Figure 18.10 FLMCR1 Bit Settings and State Transitions



#### 18.6.1 Program Mode

When writing data or programs to flash memory, the program/program-verify flowchart shown in figure 18.11 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to flash memory without subjecting the device to voltage stress or sacrificing program data reliability. Programming should be carried out 128 bytes at a time.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of programming operations (N) are shown in table 21.19 in section 21.2.6, Flash Memory Characteristics.

Following the elapse of  $(t_{sswe}) \mu s$  or more after the SWE bit is set to 1 in FLMCR1, 128-byte data is written consecutively to the write addresses. The lower 8 bits of the first address written to must be H'00 and H'80, 128 consecutive byte data transfers are performed. The program address and program data are latched in the flash memory. A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.

Next, the watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. Set a value greater than  $(t_{spsu} + t_{sp} + t_{cp} + t_{cpsu}) \mu s$  as the WDT overflow period. Preparation for entering program mode (program setup) is performed next by setting the PSU bit in FLMCR1. The operating mode is then switched to program mode by setting the P bit in FLMCR1 after the elapse of at least  $(t_{spsu}) \mu s$ . The time during which the P bit is set is the flash memory programming time. Make a program setting so that the time for one programming operation is within the range of  $(t_{sp}) \mu s$ .

The wait time after P bit setting must be changed according to the degree of progress through the programming operation. For details see "Notes on Program/Program-Verify Procedure" below.

#### 18.6.2 Program-Verify Mode

In program-verify mode, the data written in program mode is read to check whether it has been correctly written in the flash memory.

After the elapse of the given programming time, clear the P bit in FLMCR1, then wait for at least  $(t_{cp}) \mu s$  before clearing the PSU bit to exit program mode. After exiting program mode, the watchdog timer setting is also cleared. The operating mode is then switched to program-verify mode by setting the PV bit in FLMCR1. Before reading in program-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of  $(t_{spv}) \mu s$  or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least  $(t_{spvr}) \mu s$  after the dummy write

before performing this read operation. Next, the originally written data is compared with the verify data, and reprogram data is computed (see figure 18.11) and transferred to RAM. After verification of 128 bytes of data has been completed, exit program-verify mode, wait for at least  $(t_{cpv}) \mu s$ , then clear the SWE bit in FLMCR1. If reprogramming is necessary, set program mode again, and repeat the program/program-verify sequence as before. The maximum number of repetitions of the program/program-verify sequence is indicated by the maximum programming count (N). Leave a wait time of at least  $(t_{cswe}) \mu s$  after clearing SWE.

### Notes on Program/Program-Verify Procedure

1. The program/program-verify procedure for the H8/3024F-ZTAT version uses a 128-byte-unit programming algorithm.

In order to perform 128-byte-unit programming, the lower 8 bits of the write start address must be H'00 or H'80.

2. When performing continuous writing of 128-byte data to flash memory, byte-unit transfer should be used.

128-byte data transfer is necessary even when writing fewer than 128 bytes of data. Write H'FF data to the extra addresses.

- 3. Verify data is read in word units.
- 4. The write pulse is applied and a flash memory write executed while the P bit in FLMCR1 is set. In the H8/3024F-ZTAT version, write pulses should be applied as follows in the program/program-verify procedure to prevent voltage stress on the device and loss of write data reliability.
  - a. After write pulse application, perform a verify-read in program-verify mode and apply a write pulse again for any bits read as 1 (reprogramming processing). When all the 0-write bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8/3024F-ZTAT version, the number of loops in reprogramming processing is guaranteed not to exceed the maximum value of the maximum programming count (N).
  - b. After write pulse application, a verify-read is performed in program-verify mode, and programming is judged to have been completed for bits read as 0. The following processing is necessary for programmed bits.



When programming is completed at an early stage in the program/program-verify procedure:

If programming is completed in the 1st to 6th reprogramming processing loop, additional programming should be performed on the relevant bits. Additional programming should only be performed on bits which first return 0 in a verify-read in certain reprogramming processing.

When programming is completed at a late stage in the program/program-verify procedure: If programming is completed in the 7th or later reprogramming processing loop, additional programming is not necessary for the relevant bits.

- c. If programming of other bits is incomplete in the 128 bytes, reprogramming processing should be executed. If a bit for which programming has been judged to be completed is read as 1 in a subsequent verify-read, a write pulse should again be applied to that bit.
- 5. <u>The period for which the P bit in FLMCR1 is set (the write pulse width) should be changed</u> <u>according to the degree of progress through the program/program-verify procedure.</u> For detailed wait time specifications, see section 21.2.6, Flash Memory Characteristics.

ltem	Symbol	Item	Symbol
Wait time after	t <sub>sp</sub>	When reprogramming loop count (n) is 1 to 6	t <sub>sp</sub> 30
P bit setting		When reprogramming loop count (n) is 7 or more	t <sub>sp</sub> 200
		In case of additional programming processing*	t <sub>sp</sub> 10

Note: \* Additional programming processing is necessary only when the reprogramming loop count (n) is 1 to 6.

6. The program/program-verify flowchart for the H8/3024F-ZTAT version is shown in figure 18.11.

To cover the points noted above, bits on which reprogramming processing is to be executed, and bits on which additional programming is to be executed, must be determined as shown below.

Since reprogram data and additional-programming data vary according to the progress of the programming procedure, it is recommended that the following data storage areas (128 bytes each) be provided in RAM.

Reprogram Data Computation Table

(D)	Result of Verify-Read after Write Pulse Application (V)	(X) Result of Operation	Comments
0	0	1	Programming completed: reprogramming processing not to be executed
0	1	0	Programming incomplete: reprogramming processing to be executed
1	0	1	—
1	1	1	Still in erased state: no action

Legend:

(D): Source data of bits on which programming is executed

(X): Source data of bits on which reprogramming is executed

Additional-Programming Data Computation Table

(X')	Result of Verify-Read after Write Pulse Application (V)	(Y) Result of Operation	Comments
0	0	0	Programming by write pulse application judged to be completed: additional programming processing to be executed
0	1	1	Programming by write pulse application incomplete: additional programming processing not to be executed
1	0	1	Programming already completed: additional programming processing not to be executed
1	1	1	Still in erased state: no action

Legend:

(Y): Data of bits on which additional programming is executed

(X'): Data of bits on which reprogramming is executed in a certain reprogramming loop

7. It is necessary to execute additional programming processing during the course of the H8/3024F-ZTAT version program/program-verify procedure. However, once 128-byte-unit programming is finished, additional programming should not be carried out on the same address area. When executing reprogramming, an erase must be executed first. Note that normal operation of reads, etc., is not guaranteed if additional programming is performed on addresses for which a program/program-verify operation has finished.




Figure 18.11 Program/Program-Verify Flowchart (128-Byte Programming)



#### 18.6.3 Erase Mode

When erasing flash memory, the single-block erase flowchart shown in figure 18.12 should be followed.

The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and the maximum number of erase operations (N) are shown in table 21.19 in section 21.2.6, Flash Memory Characteristics.

To erase flash memory contents, make a 1-bit setting for the flash memory area to be erased in erase block register (EBR) at least  $(t_{sswe}) \mu s$  after setting the SWE bit to 1 in FLMCR1. Next, the watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. Set a value greater than  $(t_{se})$  ms +  $(t_{sesu} + t_{ce} + t_{cesu}) \mu s$  as the WDT overflow period. Preparation for entering erase mode (erase setup) is performed next by setting the ESU bit in FLMCR1. The operating mode is then switched to erase mode by setting the E bit in FLMCR1 after the elapse of at least  $(t_{sesu}) \mu s$ . The time during which the E bit is set is the flash memory erase time. Ensure that the erase time does not exceed  $(t_{se})$  ms.

Note: With flash memory erasing, preprogramming (setting all memory data in the memory to be erased to all 0) is not necessary before starting the erase procedure.



#### 18.6.4 Erase-Verify Mode

In erase-verify mode, data is read after memory has been erased to check whether it has been correctly erased.

After the elapse of the fixed erase time, clear the E bit in FLMCR1, then wait for at least  $(t_{ce}) \mu s$  before clearing the ESU bit to exit erase mode. After exiting erase mode, the watchdog timer setting is also cleared. The operating mode is then switched to erase-verify mode by setting the EV bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data should be made to the addresses to be read. The dummy write should be executed after the elapse of  $(t_{sev}) \mu s$  or more. When the flash memory is read in this state (verify data is read in 16-bit units), the data at the latched address is read. Wait at least  $(t_{sevr}) \mu s$  after the dummy write before performing this read operation. If the read data has been erased (all 1), a dummy write is performed to the next address, and erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is indicated by the maximum erase count (N). When verification is completed, exit erase-verify mode, and wait for at least  $(t_{cev}) \mu s$ . If erasure has been completed on all the erase blocks, clear the SWE bit in FLMCR1, and leave a wait time of at least  $(t_{cswe}) \mu s$ .

If erasing multiple blocks, set a single bit in EBR for the next block to be erased, and repeat the erase/erase-verify sequence as before.




Figure 18.12 Erase/Erase-Verify Flowchart (Single-Block Erasing)



### **18.7** Flash Memory Protection

There are three kinds of flash memory program/erase protection: hardware, software, and error protection.

#### 18.7.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted. In this state, the settings in flash memory control register 1 (FLMCR1) and erase block register (EBR) are reset. In the error protection state, the FLMCR1 and EBR settings are retained; the P bit and E bit can be set, but a transition is not made to program mode or erase mode. (See table 18.8.)

			Function	
ltem	Description	Program	Erase	Verify
FWE pin protection	<ul> <li>When a low level is input to the FWE pin, FLMCR1 and EBR are initialized, and the program/erase-protected state is entered.</li> </ul>	Not possible <sup>*1</sup>	Not possible <sup>*3</sup>	Not possible
Reset/ standby protection	<ul> <li>In a reset (including a WDT overflow reset) and in standby mode, FLMCR1, FLMCR2, and EBR are initialized, and the program/erase- protected state is entered.</li> <li>In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.<sup>*4</sup></li> </ul>	Not possible	Not possible <sup>*3</sup>	Not possible
Error protection	<ul> <li>When a microcomputer operation error (error generation (FLER = 1)) was detected while flash memory was being programmed/erased, error protection is enabled. At this time, the FLMCR1 and EBR settings are held, but programming/erasing is aborted at the time the error was generated. Error protection is released only by a reset via the RES pin or a WDT reset, or in the hardware standby mode.</li> </ul>	Not possible	Not possible <sup>*3</sup>	Possible *2

#### Table 18.8 Hardware Protection

Notes: 1. The RAM area that overlapped flash memory is deleted.

- 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify operation on the block being erased.
- 3. All blocks are unerasable and block-by-block specification is not possible.
- 4. See section 4.2.2, Reset Sequence, and section 18.11, Flash Memory Programming and Erasing Precautions. The H8/3024F-ZTAT version requires a minimum of 20 system clock cycles for a reset during operation.

#### 18.7.2 Software Protection

Software protection can be implemented by setting the erase block register (EBR) and the RAMS bit in the RAM control register (RAMCR). With software protection, setting the P or E bit in the flash memory control register 1 (FLMCR1) does not cause a transition to program mode or erase mode. (See table 18.9.)

#### Table 18.9 Software Protection

			Functions	
ltem	Description	Program	Erase	Verify
Block protection	• Erase protection can be set for individual blocks by settings in erase block register (EBR) <sup>*2</sup> . However, programming protection is disabled.	_	Not possible	Possible
	• Setting EBR to H'00 places all blocks in the erase-protected state.			
Emulation protection	• Setting the RAMS bit 1 in RAMCR places all blocks in the program/erase-protected state.	Not possible <sup>*1</sup>	Not possible <sup>*3</sup>	Possible
Notes: 1.	The RAM area overlapping flash memory can be v	vritten to.		
2	When not erasing set EBR to H'00			

not erasing, set EBR to H UU.

3. All blocks are unerasable and block-by-block specification is not possible.



#### **18.7.3** Error Protection


In error protection, an error is detected when MCU runaway occurs during flash memory programming/erasing<sup>\*1</sup>, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

If the MCU malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in the flash memory status register (FLMSR2) and the error protection state is entered. FLMCR1, FLMCR2, and EBR settings<sup>\*3</sup> are retained, but program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit in FLMCR. However, PV and EV bit setting is enabled, and a transition can be made to verify mode<sup>\*2</sup>.

FLER bit setting conditions are as follows:

- 1. When flash memory is read during programming/erasing (including a vector read or instruction fetch)
- 2. Immediately after the start of exception handling during programming/erasing (excluding reset, illegal instruction, trap instruction, and division-by-zero exception handling)
- 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- When the bus is released during programming/erasing Error protection is released only by a RES pin or WDT reset, or in hardware standby mode.
- Notes: 1. State in which the P bit or E bit in FLMCR1 is set to 1. Note that NMI input is disabled in this state.
  - 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify on the block being erased.
  - 3. FLMCR1 and EBR can be written to. However, the registers are initialized if a transition is made to software standby mode while in the error protection state.

Figure 18.13 shows the flash memory state transition diagram.



#### Figure 18.13 Flash Memory State Transitions (When High Level is Applied to FWE Pin in Mode 5 or 7 (On-Chip ROM Enabled))


The error protection function is invalid for abnormal operations other than the FLER bit setting conditions. Also, if a certain time has elapsed before this protection state is entered, damage may already have been caused to the flash memory. Consequently, this function cannot provide complete protection against damage to flash memory.

To prevent such abnormal operations, therefore, it is necessary to ensure correct operation in accordance with the program/erase algorithm, with the flash write enable (FWE) voltage applied, and to conduct constant monitoring for MCU errors, internally and externally, using the watchdog timer or other means. There may also be cases where the flash memory is in an erroneous programming or erroneous erasing state at the point of transition to this protection mode, or where programming or erasing is not properly carried out because of an abort. In cases such as these, a forced recovery (program rewrite) must be executed using boot mode. However, it may also happen that boot mode cannot be normally initiated because of overprogramming or overerasing.

### **18.8 Flash Memory Emulation in RAM**

As flash memory programming and erasing takes time, it may be difficult to carry out tuning by writing parameters and other data in real time. In this case, real-time programming of flash memory can be emulated by overlapping part of RAM (H'FFF000–H'FFF3FF) onto a small block area in flash memory. This RAM area change is executed by means of bits 3 to 1 in the RAM control register (RAMCR). After the RAM area change, access is possible both from the area overlapped onto flash memory and from the original area (H'FFF000–H'FFF3FF). For details of RAMCR and the RAM area setting method, see section 18.3.4, RAM Control Register (RAMCR).

**Example of Emulation of Real-Time Flash Memory Programming:** In the following example, RAM area H'FFF000–H'FFF3FF is overlapped onto flash memory area EB2 (H'000800–H'000BFF).



#### Figure 18.14 Example of RAM Overlap Operation

#### Notes on Use of Emulation in RAM:

1. Flash write enable (FWE) application and releasing

As in on-board program mode, care is required when applying and releasing FWE to prevent erroneous programming or erasing. To prevent erroneous programming and erasing due to program runaway during FWE application, in particular, the watchdog timer should be set when the PSU, P, ESU, or E bit is set to 1 in FLMCR1, even while the emulation function is being used. For details, see section 18.11, Flash Memory Programming and Erasing Precautions.

2. NMI input disabling conditions

When the emulation function is used, NMI input is disabled when the P bit or E bit is set to 1 in FLMCR1, in the same way as with normal programming and erasing.

The P and E bits are cleared by a reset (including a watchdog timer reset), in standby mode, when a high level is not being input to the FWE pin, or when the SWE bit in FLMCR1 is 0 while a high level is being input to the FWE pin.

- 3. When the RAMS bit is set to 1, program/erase protection is enabled for all blocks regardless of the value of RAM2 to RAM0 (emulation protection). In this state, setting the P or E bit in FLMCR1 will not cause a transition to program mode or erase mode. When actually programming or erasing a flash memory area, the RAMS bit should be cleared to 0.
- 4. A RAM area cannot be erased by execution of software in accordance with the erase algorithm while flash memory emulation in RAM is being used.
- 5. Block area EB0 contains the vector table. When performing RAM emulation, the vector table is needed in the overlap RAM.

## 18.9 NMI Input Disabling Conditions

All interrupts, including NMI input, should be disabled while flash memory is being programmed or erased (while the P bit or E bit is set in FLMCR1), and while the boot program is executing in boot mode<sup>\*1</sup>, to give priority to the program or erase operation. There are three reasons for this:

- 1. NMI input during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- 2. In the NMI exception handling sequence during programming or erasing, the vector would not be read correctly<sup>\*2</sup>, possibly resulting in MCU runaway.
- 3. If NMI input occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling NMI input, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All interrupt requests (exception handling and bus release), including NMI, must therefore be restricted inside and outside the MCU during FWE application. NMI input is also disabled in the error protection state and while the P or E bit remains set in FLMCR1 during flash memory emulation in RAM.

- Notes: 1. This is the interval until a branch is made to the boot program area in the on-chip RAM (This branch takes place immediately after transfer of the user program is completed). Consequently, after the branch to the RAM area, NMI input is enabled except during programming and erasing. Interrupt requests must therefore be disabled inside and outside the MCU until the user program has completed initial programming (including the vector table and the NMI interrupt handling routine).
  - 2. The vector may not be read correctly in this case for the following two reasons:
    - If flash memory is read while being programmed or erased (while the P bit or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
    - If the entry in the interrupt vector table has not been programmed yet, interrupt exception handling will not be executed correctly.

### 18.10 Flash Memory PROM Mode

The H8/3024F-ZTAT version has a PROM mode as well as the on-board programming modes for programming and erasing flash memory. In PROM mode, the on-chip ROM can be freely programmed using a general-purpose PROM writer that supports the Renesas Technology microcomputer device type with 128-kbyte on-chip flash memory.


#### 18.10.1 Socket Adapters and Memory Map


In PROM mode using a PROM writer, memory reading (verification) and writing and flash memory initialization (total erasure) can be performed. For these operations, a special socket adapter is mounted in the PROM writer. The socket adapter product codes are given in table 18.10. In the H8/3024F-ZTAT version PROM mode, only the socket adapters shown in this table should be used.

Product Code	Package	Socket Adapter Product Code	Manufacturer
HD64F3024F	100-pin QFP (FP-100B)	TBD	MINATO ELECTRONICS
HD64F3024TE	100-pin TQFP (TFP-100B)	TBD	INC.
HD64F3024FP	100-pin QFP (FP-100A)	TBD	
HD64F3024F	100-pin QFP (FP-100B)	TBD	DATA I/O JAPAN CO.
HD64F3024TE	100-pin TQFP (TFP-100B)	TBD	
HD64F3024FP	100-pin QFP (FP-100A)	TBD	

### Table 18.10 H8/3024F-ZTAT Version Socket Adapter Product Codes

Figure 18.15 shows the memory map in PROM mode.





#### 18.10.2 Notes on Use of PROM Mode

- 1. A write to a 128-byte programming unit in PROM mode should be performed once only. Erasing must be carried out before reprogramming an address that has already been programmed.
- 2. When using a PROM writer to reprogram a device on which on-board programming/erasing has been performed, it is recommended that erasing be carried out before executing programming.
- 3. The memory is initially in the erased state when the device is shipped by Renesas Technology. For samples for which the erasure history is unknown, it is recommended that erasing be executed to check and correct the initialization (erase) level.
- 4. The H8/3024F-ZTAT version does not support a product identification mode as used with general-purpose EPROMs, and therefore the device name cannot be set automatically in the PROM writer.
- 5. Refer to the instruction manual provided with the socket adapter, or other relevant documentation, for information on PROM writers and associated program versions that are compatible with the PROM mode of the H8/3024F-ZTAT version.

Rev. 2.00 Sep 20, 2005 page 572 of 800 REJ09B0260-0200

### 18.11 Flash Memory Programming and Erasing Precautions

Precautions concerning the use of on-board programming mode, the RAM emulation function, and PROM mode are summarized below.

#### 1. Use the specified voltages and timing for programming and erasing.

Applied voltages in excess of the rating can permanently damage the device. Use a PROM programmer that supports the Renesas Technology microcomputer device type with 128-kbyte on-chip flash memory.

#### 2. Powering on and off (see figures 18.16 to 18.18)

Do not apply a high level to the FWE pin until  $V_{CC}$  has stabilized. Also, drive the FWE pin low before turning off  $V_{CC}.$ 

When applying or disconnecting  $V_{CC}$  power, fix the FWE pin low and place the flash memory in the hardware protection state.

The power-on and power-off timing requirements should also be satisfied in the event of a power failure and subsequent recovery. Failure to do so may result in overprogramming or overerasing due to MCU runaway, and loss of normal memory cell operation.

#### 3. FWE application/disconnection

FWE application should be carried out when MCU operation is in a stable condition. If MCU operation is not stable, fix the FWE pin low and set the protection state.

The following points must be observed concerning FWE application and disconnection to prevent unintentional programming or erasing of flash memory:

• Apply FWE when the  $V_{CC}$  voltage has stabilized within its rated voltage range. If EWE is applied when the MCU's  $V_{CC}$  power supply is not within its rated voltage

If FWE is applied when the MCU's  $V_{CC}$  power supply is not within its rated voltage range, MCU operation will be unstable and flash memory may be erroneously programmed or erased.

• Apply FWE when oscillation has stabilized (after the elapse of the oscillation settling time).

When  $V_{CC}$  power is turned on, hold the  $\overline{RES}$  pin low for the duration of the oscillation settling time before applying FWE. Do not apply FWE when oscillation has stopped or is unstable.

• In boot mode, apply and disconnect FWE during a reset.

In a transition to boot mode, FWE = 1 input and  $MD_2-MD_0$  setting should be performed while the  $\overline{RES}$  input is low. FWE and  $MD_2-MD_0$  pin input must satisfy the mode programming setup time (t<sub>MDS</sub>) with respect to the reset release timing. When making a transition from boot mode to another mode, also, a mode programming setup time is necessary with respect to the reset release timing.

In a reset during operation, the  $\overline{\text{RES}}$  pin must be held low for a minimum of 20 system clock cycles.

• In user program mode, FWE can be switched between high and low level regardless of RES input.

FWE input can also be switched during execution of a program in flash memory.

• Do not apply FWE if program runaway has occurred.

During FWE application, the program execution state must be monitored using the watchdog timer or some other means.

• Disconnect FWE only when the SWE, ESU, PSU, EV, PV, E, and P bits in FLMCR1 are cleared.

Make sure that the SWE, ESU, PSU, EV, PV, E, and P bits are not set by mistake when applying or disconnecting FWE.

#### 4. Do not apply a constant high level to the FWE pin.

T prevent erroneous programming or erasing due to program runaway, etc., apply a high level to the FWE pin only when programming or erasing flash memory (including execution of flash memory emulation using RAM). A system configuration in which a high level is constantly applied to the FWE pin should be avoided. Also, while a high level is applied to the FWE pin, the watchdog timer should be activated to prevent overprogramming or overerasing due to program runaway, etc.

#### 5. Use the recommended algorithm when programming and erasing flash memory.

The recommended algorithm enables programming and erasing to be carried out without subjecting the device to voltage stress or sacrificing program data reliability. When setting the P or E bit in FLMCR1, the watchdog timer should be set beforehand as a precaution against program runaway, etc.

Also note that access to the flash memory space by means of a MOV instruction, etc., is not permitted while the P bit or E bit is set.

#### 6. Do not set or clear the SWE bit during execution of a program in flash memory.

Clear the SWE bit before executing a program or reading data in flash memory. When the SWE bit is set, data in flash memory can be rewritten, but flash memory should only be accessed for verify operations (verification during programming/erasing).

Similarly, when using the RAM emulation function while a high level is being input to the FWE pin, the SWE bit must be cleared before executing a program or reading data in flash memory. However, the RAM area overlapping flash memory space can be read and written to regardless of whether the SWE bit is set or cleared.

A wait time is necessary after the SWE bit is cleared. For details see table 21.19 in section 21.2.6, Flash Memory Characteristics.

7. Do not use interrupts while flash memory is being programmed or erased.

All interrupt requests, including NMI, should be disabled during FWE application to give priority to program/erase operations (including emulation in RAM). Bus release must also be disabled.

8. Do not perform additional programming. Erase the memory before reprogramming.

In on-board programming, perform only one programming operation on a 128-byte programming unit block. Programming should be carried out with the entire programming unit block erased.

**9.** Before programming, check that the chip is correctly mounted in the PROM writer. Overcurrent damage to the device can result if the index marks on the PROM writer socket, socket adapter, and chip are not correctly aligned.

#### 10. Do not touch the socket adapter or chip during programming.

Touching either of these can cause contact faults and write errors.

- 11. A wait time of 100 µs or more is necessary when performing a read after a transition to normal mode from program, erase, or verify mode.
- 12. Use byte access on the registers that control the flash memory (FLMCR1, FLMCR2, EBR, and RAMCR).





Figure 18.16 Power-On/Off Timing (Boot Mode)



	Wait tir	me: x	Program- ming/ erasing possible	Wait time: y			
φ				Min 0 µs			
V <sub>CC</sub>							
FWE							
$\mathrm{MD}_2$ to $\mathrm{MD}_0^{*1}$							
RES	SWE set						
SWE bit				SWE cleared			
<ul> <li>Period during which flash memory access is prohibited (x: Wait time after setting SWE bit, y: Wait time after clearing SWE bit)*2</li> <li>Period during which flash memory can be programmed (Execution of program in flash memory prohibited, and data reads other than verify operations prohibited)</li> </ul>							
by	ept when switching modes, the leve oulling the pins up or down. a section 21.2.6, Flash Memory Cha			s (MD <sub>2</sub> –MD <sub>0</sub> ) must be fixed until power-off			

## Figure 18.17 Power-On/Off Timing (User Program Mode)



#### Figure 18.18 Mode Transition Timing (Example: Boot Mode → User Mode ↔ User Program Mode)



# 18.12 Notes when Converting the F-ZTAT Application Software to the Mask ROM Versions

Please note the following when converting the F-ZTAT application software to the mask ROM versions.

The values read from the internal registers for the flash ROM or the mask ROM version and F-ZTAT version differ as follows.

	tatus			
Register Bit Value		Value	F-ZTAT Version	Mask ROM Version
FLMCR1	FWE	0	Application software running	— (Is not read out)
		1	Programming	Application software running (Always read as 1)

Note: This difference applies to all the F-ZTAT versions and all the mask ROM versions that have different ROM size.



# Section 19 Clock Pulse Generator

# 19.1 Overview

The H8/3024 Group has a built-in clock pulse generator (CPG) that generates the system clock ( $\phi$ ) and other internal clock signals ( $\phi$ /2 to  $\phi$ /4096). After duty adjustment, a frequency divider divides the clock frequency to generate the system clock ( $\phi$ ). The system clock is output at the  $\phi$  pin<sup>\*1</sup> and furnished as a master clock to prescalers that supply clock signals to the on-chip supporting modules. Frequency division ratios of 1/1, 1/2, 1/4, and 1/8 can be selected for the frequency divider by settings in a division control register (DIVCR)<sup>\*2</sup>. Power consumption in the chip is reduced in almost direct proportion to the frequency division ratio.

- Notes: 1. Usage of the φ pin differs depending on the chip operating mode and the PSTOP bit setting in the module standby control register (MSTCR). For details, see section 20.7, System Clock Output Disabling Function.
  - 2. The division ratio of the frequency divider can be changed dynamically during operation. The clock output at the  $\phi$  pin also changes when the division ratio is changed. The frequency output at the  $\phi$  pin is shown below.

 $\phi = EXTAL \times n$ 

where, EXTAL: Frequency of crystal resonator or external clock signal

n: Frequency division ratio (n = 1/1, 1/2, 1/4, or 1/8)

#### **19.1.1** Block Diagram




Figure 19.1 shows a block diagram of the clock pulse generator.

Figure 19.1 Block Diagram of Clock Pulse Generator




## **19.2** Oscillator Circuit

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock signal.

#### 19.2.1 Connecting a Crystal Resonator

**Circuit Configuration:** A crystal resonator can be connected as in the example in figure 19.2. Damping resistance Rd should be selected according to table 19.1 (1), and external capacitances  $C_{L1}$  and  $C_{L2}$  according to table 19.1 (2). An AT-cut parallel-resonance crystal should be used.





If a crystal resonator with a frequency higher than 20 MHz is connected, the external load capacitance values in table 19.1 (2) should not exceed 10 [pF]. Also, in order to improve the accuracy of the oscillation frequency, a thorough study of oscillation matching evaluation, etc., should be carried out when deciding the circuit constants.

#### Table 19.1 (1) Damping Resistance Value

Damping Resistance		Frequency f (MHz)							
Value	2	$2 < f \le 4$	4 < f ≤8	8 < f ≤ 10	10 < f ≤ 13	13 < f ≤ 16	16 < f ≤ 18	18 < f ≤ 25	
Rd (Ω)	1 k	500	200	0	0	0	0	0	

Note: A crystal resonator between 2 MHz and 25 MHz can be used.

#### Table 19.1 (2) External Capacitance Values

External Capacitance Value	3.3 V Version	
Frequency f (MHz)	16 < f ≤ 25	2 ≤ f ≤ 16
$C_{L1} = C_{L2} (pF)$	10 to 22	22

**Crystal Resonator:** Figure 19.3 shows an equivalent circuit of the crystal resonator. The crystal resonator should have the characteristics listed in table 19.2.




Figure 19.3 Crystal Resonator Equivalent Circuit

<b>Table 19.2</b>	<b>Crystal Resonator Parameters</b>
-------------------	-------------------------------------

Frequency (MHz)	2	4	8	10	12	16	18	20	25	
Rs max (Ω)	500	120	80	70	60	50	40	40	40	
Co (pF)	7 pF max						_			

Use a crystal resonator with a frequency equal to the system clock frequency ( $\phi$ ).

**Notes on Board Design:** When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation. See figure 19.4.

When the board is designed, the crystal resonator and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.




Figure 19.4 Oscillator Circuit Block Board Design Precautions



#### 19.2.2 External Clock Input

**Circuit Configuration:** An external clock signal can be input as shown in the examples in figure 19.5. If the XTAL pin is left open, the stray capacitance should not exceed 10 pF. If the stray capacitance at the XTAL pin exceeds 10 pF in configuration a, use the connection shown in configuration b instead, and hold the external clock high in standby mode.




Figure 19.5 External Clock Input (Examples)

External Clock: The external clock frequency should be equal to the system clock frequency when not divided by the on-chip frequency divider. Table 19.3 shows the clock timing, figure 19.6 shows the external clock input timing, and figure 19.7 shows the external clock output settling delay timing. When the appropriate external clock is input via the EXTAL pin, its waveform is corrected by the on-chip oscillator and duty adjustment circuit.

When the appropriate external clock is input via the EXTAL pin, its waveform is corrected by the on-chip oscillator and duty adjustment circuit. The resulting stable clock is output to external devices after the external clock settling time ( $t_{DEXT}$ ) has passed after the clock input. The system must remain reset with the reset signal low during  $t_{DEXT}$ , while the clock output is unstable.

		V <sub>CC</sub> = 3.0	V to 3.6 V				
ltem	Symbol	Min	Max	Unit	Test Conditions		
External clock input low	t <sub>EXL</sub>	t <sub>cyc</sub> / 2 - 5	_	ns	φ > 8 MHz	Figure 19.6	
pulse width		55	_	ns	$\phi \le 8 \text{ MHz}$	_	
External clock input high	t <sub>EXH</sub>	t <sub>cyc</sub> / 2 - 5	_	ns	φ > 8 MHz	_	
pulse width		55	_	ns	$\phi \le 8 \text{ MHz}$	_	
External clock rise time	t <sub>EXr</sub>	_	8	ns		_	
External clock fall time	t <sub>EXf</sub>	_	8	ns			
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$	Figure 21.11	
		80	_	ns	φ < 5 MHz	_	
Clock high pulse width	t <sub>CH</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$	_	
		80	—	ns	φ < 5 MHz	_	
External clock output settling delay time	t <sub>DEXT</sub> *	500	—	μs	Figure 19.7		

#### Table 19.3 (1) Clock Timing for On-Chip Flash Memory Versions

Note: \*  $t_{DEXT}$  includes a  $\overline{RES}$  pulse width ( $t_{RESW}$ ).  $t_{RESW}$  = 20  $t_{cyc}$ 

#### Table 19.3 (2) Clock Timing for On-Chip Mask ROM Versions

		$v_{CC} = 3.0$	v 10 3.0 v			
Item	Symbol	Min	Max	Unit	Test Condi	tions
External clock input low	t <sub>EXL</sub>	t <sub>cyc</sub> / 2 - 5	_	ns	φ > 8 MHz	Figure 19.6
pulse width		55	_	ns	$\phi \le 8 \text{ MHz}$	
External clock input high	t <sub>EXH</sub>	t <sub>cyc</sub> / 2 - 5	_	ns	φ > 8 MHz	
pulse width		55	_	ns	$\phi \leq 8 \ MHz$	
External clock rise time	t <sub>EXr</sub>	_	8	ns		
External clock fall time	t <sub>EXf</sub>	_	8	ns		
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$	Figure 21.11
		80	_	ns	φ < 5 MHz	
Clock high pulse width	t <sub>CH</sub>	0.4	0.6	t <sub>cyc</sub>	$\phi \ge 5 \text{ MHz}$	
		80		ns	φ < 5 MHz	
External clock output settling delay time	t <sub>DEXT</sub> *	500	—	μs	Figure 19.7	

 $V_{CC} = 3.0 V \text{ to } 3.6 V$ 

Note: \*  $t_{DEXT}$  includes the  $\overline{RES}$  pulse width ( $t_{RESW}$ ).  $t_{RESW}$  = 20  $t_{cyc}$ .




Figure 19.6 External Clock Input Timing




Figure 19.7 External Clock Output Settling Delay Timing

# **19.3** Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate  $\phi$ .

# 19.4 Prescalers

The prescalers divide the system clock ( $\phi$ ) to generate internal clocks ( $\phi$ /2 to  $\phi$ /4096).

# **19.5** Frequency Divider

The frequency divider divides the duty-adjusted clock signal to generate the system clock ( $\phi$ ). The frequency division ratio can be changed dynamically by modifying the value in DIVCR, as described below. Power consumption in the chip is reduced in almost direct proportion to the frequency division ratio. The system clock generated by the frequency divider can be output at the  $\phi$  pin.

#### 19.5.1 Register Configuration

Table 19.4 summarizes the frequency division register.


Table 19.4 Frequency Division Register

Address*	Name	Abbreviation	R/W	Initial Value
H'EE01B	Division control register	DIVCR	R/W	H'FC
N				

Note: \* Lower 20 bits of the address in advanced mode.

#### 19.5.2 Division Control Register (DIVCR)

DIVCR is an 8-bit readable/writable register that selects the division ratio of the frequency divider.



DIVCR is initialized to HFC by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 2—Reserved: These bits cannot be modified and are always read as 1.




Bit 1 DIV1	Bit 0 DIV0	Frequency Division Ratio	
0	0	1/1	(Initial value)
0	1	1/2	
1	0	1/4	
1	1	1/8	

Bits 1 and 0—Divide (DIV1, DIV0): These bits select the frequency division ratio, as follows.

#### 19.5.3 Usage Notes

The DIVCR setting changes the  $\phi$  frequency, so note the following points.

- Select a frequency division ratio that stays within the assured operation range specified for the clock cycle time  $t_{cyc}$  in the AC electrical characteristics. Note that  $\phi_{min} =$  lower limit of the operating frequency range. Ensure that  $\phi$  is not below this lower limit.
- All on-chip module operations are based on φ. Note that the timing of timer operations, serial communication, and other time-dependent processing differs before and after any change in the division ratio. The waiting time for exit from software standby mode also changes when the division ratio is changed. For details, see section 20.4.3, Selection of Waiting Time for Exit from Software Standby Mode.





# Section 20 Power-Down State

# 20.1 Overview

The H8/3024 Group has a power-down state that greatly reduces power consumption by halting the CPU, and a module standby function that reduces power consumption by selectively halting on-chip modules.

The power-down state includes the following three modes:

- Sleep mode
- Software standby mode
- Hardware standby mode

The module standby function can halt on-chip supporting modules independently of the powerdown state. The modules that can be halted are the 16-bit timer, 8-bit timer, SCI0, SCI1, and A/D converter.

Table 20.1 indicates the methods of entering and exiting the power-down modes and module standby mode, and gives the status of the CPU and on-chip supporting modules in each mode.

	su		IRQ <sub>2</sub>		1STCR	sction
	Exiting Conditions	• Interrupt • RES • STBY	• NMI • IRQ <sub>0</sub> to IRQ <sub>2</sub> • <u>RES</u>	• <u>STBY</u> • RES	• <u>STBY</u> • <u>RES</u> • Clear MSTCR bit to 0*4	H) and s6 ear the M
	l/O Ports	Held	Held	High • STB) impedance • RES	1	r H (MSTCRI mode. odule, first cl
	¢ clock Output <sup>*3</sup>	output	High output	High impedance	High impedance*1	ntrol Register are standby estart the m
	RAM	Held	Held	Held*2	I	idby Cor o hardw zed. To r
	Other Modules	Active	Halted and reset	Halted and reset	Active	odule Star tion state t are initiali
	AD	Active	Halted and reset	Halted and reset	Halted <sup>*1</sup> and reset	:0.2.2, M m execu g module
State	SCI1	Active	Halted and reset	Halted and reset	Halted <sup>*1</sup> Active and and reset reset	s section 2 the progra supportinç
	SCI0	Active	Halted and reset	Halted and reset	Halted <sup>*1</sup> and reset	etails see ion from t j on-chip
	8-Bit Timer	Active	Halted and reset	Halted and reset	Halted <sup>*1</sup> and reset	o 1. For d :he transit esponding
	16-Bit Timer	Active	Halted and reset	Halted and reset	Halted <sup>*1</sup> and reset	was set t MSTCRL) R before of the corr
	CPU Registers	Held	Held	Undeter- mined	1	MSTCR bit Register L (I 0 in SYSC t pin. Pregisters o egisters aga
	CPU	Halted	Halted	Halted	Active	ponding Control F leared to ⇒ ∮ outpu t to 1, th∉
	Clock	Active	Halted	Halted	Active	ie corres Standby uust be cl ∋d as the bit is sei up the m
	Entering Conditions	SLEEP instruc- tion executed while SSBY = 0 in SYSCR	SLEEP instruc- tion executed while SSBY = 1 in SYSCR	Low input at STBY pin	Corresponding bit set to 1 in MSTCRH and MSTCRL	State in which the corresponding MSTCR bit was set to 1. For details see section 20.2.2, Module Standby Control Register H (MSTCRH) and section 20.2.3, Module Standby Control Register L (MSTCRL). The RAME bit must be cleared to 0 in SYSCR before the transition from the program execution state to hardware standby mode. When P6 <sub>7</sub> is used as the $\phi$ output pin. When a MSTCR bit is set to 1, the registers of the corresponding on-chip supporting module are initialized. To restart the module, first clear the MSTCR bit to 0, then set up the module registers again.
	Mode	Sleep mode	Software standby mode	Hardware standby mode	Module standby	Notes: 1. 2. 4.

#### Table 20.1 Power-Down State and Module Standby Function

Section 20 Power-Down State

Rev. 2.00 Sep 20, 2005 page 592 of 800 REJ09B0260-0200

RENESAS

MSTCRH: Module standby control register H MSTCRL: Module standby control register L

System control register Software standby bit

Legend SYSCR: SSBY:

# 20.2 Register Configuration

The H8/3024 Group has a system control register (SYSCR) that controls the power-down state, and module standby control registers H (MSTCRH) and L (MSTCRL) that control the module standby function. Table 20.2 summarizes these registers.

#### Table 20.2 Control Register

Address*	Name	Abbreviation	R/W	Initial Value
H'EE012	System control register	SYSCR	R/W	H'09
H'EE01C	Module standby control register H	MSTCRH	R/W	H'78
H'EE01D	Module standby control register L	MSTCRL	R/W	H'00

Note: \* Lower 20 bits of the address in advanced mode.

#### 20.2.1 System Control Register (SYSCR)

Bit	7	7 6 5 4		3	2	1	0	
	SSBY	STS2	STS1	STS0	UE	NMIEG	SSOE	RAME
Initial value	0	0	0	0	1	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							RA	AM enable
								re standby port enable
						NMI ed	ge select	
					User b	it enable		
	Standby timer select 2 to 0 These bits select the waiting time of the CPU and peripheral functions							
	Enables	re standb s transitior e standby	to					

SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY), bits 6 to 4 (STS2 to STS0), and bit 1 (SSOE) control the power-down state. For information on the other SYSCR bits, see section 3.3, System Control Register (SYSCR).

**Bit 7—Software Standby (SSBY):** Enables transition to software standby mode. When software standby mode is exited by an external interrupt, this bit remains set to 1 after the return to normal operation. To clear this bit, write 0.

Bit 7 SSBY	Description	
0	SLEEP instruction causes transition to sleep mode	(Initial value)
1	SLEEP instruction causes transition to software standby mode	

**Bits 6 to 4—Standby Timer Select (STS2 to STS0):** These bits select the length of time the CPU and on-chip supporting modules wait for the clock to settle when software standby mode is exited by an external interrupt. If the clock is generated by a crystal resonator, set these bits according to the clock frequency so that the waiting time will be at least 7 ms. See table 20.3.

If an external clock is used, choose a setting, according to the operating frequency, that gives a wait time of at least  $100 \ \mu s$ .


Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description	
0	0	0	Waiting time = 8,192 states	(Initial value)
		1	Waiting time = 16,384 states	
	1	0	Waiting time = 32,768 states	
		1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
1	0	1	Waiting time = 262,144 states	
1	1	0	Waiting time = 1,024 states	
1	1	1	Illegal setting	

**Bit 1—Software Standby Output Port Enable (SSOE):** Specifies whether the address bus and bus control signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ,  $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ) are kept as outputs or fixed high, or placed in the high-impedance state in software standby mode.

Bit 1 SSOE	Description
0	In software standby mode, the address bus and bus control signals are all high- impedance (Initial value)
1	In software standby mode, the address bus retains its output state and bus control signals are fixed high

#### 20.2.2 Module Standby Control Register H (MSTCRH)

MSTCRH is an 8-bit readable/writable register that controls output of the system clock ( $\phi$ ). It also controls the module standby function, which places individual on-chip supporting modules in the standby state. Module standby can be designated for the SCI0, SCI1.



MSTCRH is initialized to H'78 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 7— $\phi$  Clock Stop (PSTOP): Enables or disables output of the system clock ( $\phi$ ).

Bit 7 PSTOP	Description	
0	System clock output is enabled	(Initial value)
1	System clock output is disabled	

Bits 6 to 3—Reserved: These bits cannot be modified and are always read as 1.

Bit 2—Reserved: This bit can be written and read.

Bit 1—Module Standby H1 (MSTPH1): Selects whether to place the SCI1 in standby.


Bit 1 MSTPH1	Description	
0	SCI1 operates normally	(Initial value)
1	SCI1 is in standby state	

Bit 0—Module Standby H0 (MSTPH0): Selects whether to place the SCI0 in standby.

Bit 0 MSTPH0	Description	
0	SCI0 operates normally	(Initial value)
1	SCI0 is in standby state	

#### 20.2.3 Module Standby Control Register L (MSTCRL)

MSTCRL is an 8-bit readable/writable register that controls the module standby function, which places individual on-chip supporting modules in the standby state. Module standby can be designated for 16-bit timer, 8-bit timer, and A/D converter modules.



MSTCRL is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bits 7 to 5—Reserved: This bit can be written and read.

Bit 4—Module Standby L4 (MSTPL4): Selects whether to place the 16-bit timer in standby.

Bit 4 MSTPL4	Description	
0	16-bit timer operates normally	(Initial value)
1	16-bit timer is in standby state	

**Bit 3—Module Standby L3 (MSTPL3):** Selects whether to place 8-bit timer channels 0 and 1 in standby.

Bit 3		
MSTPL3	Description	
0	8-bit timer channels 0 and 1 operate normally	(Initial value)
1	8-bit timer channels 0 and 1 are in standby state	

**Bit 2—Module Standby L2 (MSTPL2):** Selects whether to place 8-bit timer channels 2 and 3 in standby.

#### Bit 2 MSTPL2

MSTPL2	Description	
0	8-bit timer channels 2 and 3 operate normally	(Initial value)
1	8-bit timer channels 2 and 3 are in standby state	

Bit 1—Reserved: This bit can be written and read.

Bit 0—Module Standby L0 (MSTPL0): Selects whether to place the A/D converter in standby.

Bit 0		
MSTPL0	Description	
0	A/D converter operates normally	(Initial value)
1	A/D converter is in standby state	

# 20.3 Sleep Mode

#### 20.3.1 Transition to Sleep Mode

When the SSBY bit is cleared to 0 in SYSCR, execution of the SLEEP instruction causes a transition from the program execution state to sleep mode. Immediately after executing the SLEEP instruction the CPU halts, but the contents of its internal registers are retained. On-chip supporting modules do not halt in sleep mode. Modules which have been placed in standby by the module standby function, however, remain halted.

#### 20.3.2 Exit from Sleep Mode

Sleep mode is exited by an interrupt, or by input at the  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  pin.

**Exit by Interrupt:** An interrupt terminates sleep mode and causes a transition to the interrupt exception handling state. Sleep mode is not exited by an interrupt source in an on-chip supporting module if the interrupt is disabled in the on-chip supporting module. Sleep mode is not exited by an interrupt other than NMI if the interrupt is masked by interrupt priority settings and the settings of the I and UI bits in CCR, IPR.

**Exit by**  $\overline{\text{RES}}$  **Input:** Low input at the  $\overline{\text{RES}}$  pin exits from sleep mode to the reset state.

**Exit by**  $\overline{\text{STBY}}$  **Input:** Low input at the  $\overline{\text{STBY}}$  pin exits from sleep mode to hardware standby mode.

# 20.4 Software Standby Mode

#### 20.4.1 Transition to Software Standby Mode

To enter software standby mode, execute the SLEEP instruction while the SSBY bit is set to 1 in SYSCR.

In software standby mode, current dissipation is reduced to an extremely low level because the CPU, clock, and on-chip supporting modules all halt. On-chip supporting modules are reset and halted. As long as the specified voltage is supplied, however, CPU register contents and on-chip RAM data are retained. The settings of the I/O ports also held. When the WDT is used as a watchdog timer (WT/ $\overline{\text{IT}} = 1$ ), the TME bit must be cleared to 0 before setting SSBY. Also, when setting TME to 1, SSBY should be cleared to 0.

Clear the BRLE bit in BRCR (inhibiting bus release) before making a transition to software standby mode.

#### 20.4.2 Exit from Software Standby Mode

Software standby mode can be exited by input of an external interrupt at the NMI,  $\overline{IRQ}_0$ ,  $\overline{IRQ}_1$ , or  $\overline{IRQ}_2$  pin, or by input at the  $\overline{RES}$  or  $\overline{STBY}$  pin.

**Exit by Interrupt:** When an NMI, IRQ<sub>0</sub>, IRQ<sub>1</sub>, or IRQ<sub>2</sub> interrupt request signal is received, the clock oscillator begins operating. After the oscillator settling time selected by bits STS2 to STS0 in SYSCR, stable clock signals are supplied to the entire chip, software standby mode ends, and interrupt exception handling begins. Software standby mode is not exited if the interrupt enable bits of interrupts IRQ<sub>0</sub>, IRQ<sub>1</sub>, and IRQ<sub>2</sub> are cleared to 0, or if these interrupts are masked in the CPU.

**Exit by**  $\overline{\text{RES}}$  **Input:** When the  $\overline{\text{RES}}$  input goes low, the clock oscillator starts and clock pulses are supplied immediately to the entire chip. The  $\overline{\text{RES}}$  signal must be held low long enough for the clock oscillator to stabilize. When  $\overline{\text{RES}}$  goes high, the CPU starts reset exception handling.

Exit by STBY Input: Low input at the STBY pin causes a transition to hardware standby mode.

#### 20.4.3 Selection of Waiting Time for Exit from Software Standby Mode

Bits STS2 to STS0 in SYSCR and bits DIV1 and DIV0 in DIVCR should be set as follows.

**Crystal Resonator:** Set STS2 to STS0, DIV1, and DIV0 so that the waiting time (for the clock to stabilize) is at least 7 ms. Table 20.3 indicates the waiting times that are selected by STS2 to STS0, DIV1, and DIV0 settings at various system clock frequencies.

When Using an External Clock: Set bits STS2 to STS0 and bits DIV0 and DIV1 to give a wait time of at least  $100 \ \mu s$ .

#### Table 20.3 Clock Frequency and Waiting Time for Clock to Settle

DIV1	DIVO	STS2	STS1	STS0	Waiting Time	25 MHz	20 MHz	18 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz	2 MHz	Unit
0	0	0	0	0	8192 states	0.3	0.4	0.46	0.51	0.65	0.8	1.0	1.3	2.0	4.1	ms
		0	0	1	16384 states	0.7	0.8	0.91	1.0	1.3	1.6	2.0	2.7	4.1	8.2*	
		0	1	0	32768 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*	16.4	
		0	1	1	65536 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2 <sup>*</sup>	10.9*	16.4	32.8	
		1	0	0	131072 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65.5	
		1	0	1	262144 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	131.1	
		1	1	0	1024 states	0.04	0.05	0.057	0.064	0.085	0.10	0.13	0.17	0.26	0.51	
		1	1	1						Illegal s	etting					
0 1	1	0	0	0	8192 states	0.7	0.8	0.91	1.02	1.4	1.6	2.0	2.7	4.0	8.2*	ms
		0	0	1	16384 states	1.3	1.6	1.8	2.0	2.7	3.3		5.5	8.2*	16.4	
		0	1	0	32768 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4	32.8	
		0	1	1	65536 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65.5	
		1	0	0	131072 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	131.1	
		1	0	1	262144 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	262.1	
		1	1	0	1024 states	0.08	0.10	0.11	0.13	0.17	0.20	0.26	0.34	0.51	1.0	
		1	1	1						Illegal s	etting					
1	0	0	0	0	8192 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*	16.4*	ms
		0	0	1	16384 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4	32.8	
		0	1	0	32768 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65.5	
		0	1	1	65536 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	131.1	
		1	0	0	131072 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	262.1	
		1	0	1	262144 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1	524.3	
		1	1	0	1024 states	0.16	0.20	0.23	0.26	0.34	0.41	0.51	0.68	1.02	2.0	
		1	1	1						Illegal s	etting					
1	1	0	0	0	8192 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4*	32.8*	ms
		0	0	1	16384 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8	65.5	
		0	1	0	32768 states	10.5	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5	131.1	
		0	1	1	65536 states	21.0*	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1	262.1	
		1	0	0	131072 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1	524.3	
		1	0	1	262144 states	83.9	104.9	116.5	131.1	174.8	209.7	262.1	349.5	524.3	1048.6	
		1	1	0	1024 states	0.33	0.41	0.46	0.51	0.68	0.82	1.0	1.4	2.0	4.1	
		1	1	1						Illegal s	etting					

\*: Recommended setting



#### 20.4.4 Sample Application of Software Standby Mode

Figure 20.1 shows an example in which software standby mode is entered at the fall of NMI and exited at the rise of NMI.

With the NMI edge select bit (NMIEG) cleared to 0 in SYSCR (selecting the falling edge), an NMI interrupt occurs. Next the NMIEG bit is set to 1 (selecting the rising edge) and the SSBY bit is set to 1; then the SLEEP instruction is executed to enter software standby mode.

Software standby mode is exited at the next rising edge of the NMI signal.




Figure 20.1 NMI Timing for Software Standby Mode (Example)

#### 20.4.5 Usage Notes

The I/O ports retain their existing states in software standby mode. If a port is in the high output state, its output current is not reduced.

# 20.5 Hardware Standby Mode

#### 20.5.1 Transition to Hardware Standby Mode

Regardless of its current state, the chip enters hardware standby mode whenever the STBY pin goes low. Hardware standby mode reduces power consumption drastically by halting all functions of the CPU, and on-chip supporting modules. All modules are reset except the on-chip RAM. As long as the specified voltage is supplied, on-chip RAM data is retained. I/O ports are placed in the high-impedance state.

Clear the RAME bit to 0 in SYSCR before STBY goes low to retain on-chip RAM data.

The inputs at the mode pins (MD2 to MD0) should not be changed during hardware standby mode.

#### 20.5.2 Exit from Hardware Standby Mode

Hardware standby mode is exited by inputs at the  $\overline{\text{STBY}}$  and  $\overline{\text{RES}}$  pins. While  $\overline{\text{RES}}$  is low, when  $\overline{\text{STBY}}$  goes high, the clock oscillator starts running.  $\overline{\text{RES}}$  should be held low long enough for the clock oscillator to settle. When  $\overline{\text{RES}}$  goes high, reset exception handling begins, followed by a transition to the program execution state.



#### 20.5.3 Timing for Hardware Standby Mode

Figure 20.2 shows the timing relationships for hardware standby mode. To enter hardware standby mode, first drive  $\overline{\text{RES}}$  low, then drive  $\overline{\text{STBY}}$  low. To exit hardware standby mode, first drive  $\overline{\text{STBY}}$  high, wait for the clock to settle, then bring  $\overline{\text{RES}}$  from low to high.




Figure 20.2 Hardware Standby Mode Timing



# 20.6 Module Standby Function

#### 20.6.1 Module Standby Timing

The module standby function can halt several of the on-chip supporting modules (SCI1, SCI0, 16bit timer, 8-bit timer, and A/D converter) independently in the power-down state. This standby function is controlled by bits MSTPH2 to MSTPH0 in MSTCRH and bits MSTPL7 to MSTPL0 in MSTCRL. When one of these bits is set to 1, the corresponding on-chip supporting module is placed in standby and halts at the beginning of the next bus cycle after the MSTCR write cycle.

#### 20.6.2 Read/Write in Module Standby

When an on-chip supporting module is in module standby, read/write access to its registers is disabled. Read access always results in H'FF data. Write access is ignored.

#### 20.6.3 Usage Notes

When using the module standby function, note the following points.

**On-chip Supporting Module Interrupts:** Before setting a module standby bit, first disable interrupts by that module. When an on-chip supporting module is placed in standby by the module standby function, its registers are initialized, including registers with interrupt request flags.

**Pin States:** Pins used by an on-chip supporting module lose their module functions when the module is placed in module standby. What happens after that depends on the particular pin. For details, see section 7, I/O Ports. Pins that change from the input to the output state require special care. For example, if SCI1 is placed in module standby, the receive data pin loses its receive data function and becomes a port pin. If its port DDR bit is set to 1, the pin becomes a data output pin, and its output may collide with external SCI transmit data. Data collision should be prevented by clearing the port DDR bit to 0 or taking other appropriate action.

**Register Resetting:** When an on-chip supporting module is halted by the module standby function, all its registers are initialized. To restart the module, after its MSTCR bit is cleared to 0, its registers must be set up again. It is not possible to write to the registers while the MSTCR bit is set to 1.



# 20.7 System Clock Output Disabling Function

Output of the system clock ( $\phi$ ) can be controlled by the PSTOP bit in MSTCRH. When the PSTOP bit is set to 1, output of the system clock halts and the  $\phi$  pin is placed in the high-impedance state. Figure 20.3 shows the timing of the starting and stopping of system clock output. When the PSTOP bit is cleared to 0, output of the system clock is enabled. Table 20.4 indicates the state of the  $\phi$  pin in various operating states.





Figure 20.3 Starting and Stopping of System Clock Output

<b>Table 20.4</b>	¢ Pin	State in	Various	Operating	States
-------------------	-------	----------	---------	-----------	--------

Operating State	PSTOP = 0	PSTOP = 1
Hardware standby	High-impedance	High-impedance
Software standby	Always high	High-impedance
Sleep mode	System clock output	High-impedance
Normal operation	System clock output	High-impedance





# Section 21 Electrical Characteristics

# 21.1 Electrical Characteristics of H8/3024 Mask ROM Version and H8/3026 Mask ROM Version

#### 21.1.1 Absolute Maximum Ratings

Table 21.1 lists the absolute maximum ratings.

<b>Table 21.1</b>	Absolute Maximur	n Ratings
-------------------	------------------	-----------

Item	Symbol	Value	Unit
Power supply voltage	V <sub>CC</sub>	-0.3 to +4.6	V
Input voltage (except for port 7)	V <sub>in</sub>	–0.3 to V <sub>CC</sub> +0.3	V
Input voltage (port 7)	V <sub>in</sub>	–0.3 to AV <sub>CC</sub> +0.3	V
Reference voltage	V <sub>REF</sub>	–0.3 to AV <sub>CC</sub> +0.3	V
Analog power supply voltage	AV <sub>CC</sub>	-0.3 to +4.6	V
Analog input voltage	V <sub>AN</sub>	–0.3 to AV <sub>CC</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	–55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

#### 21.1.2 DC Characteristics

#### Table 21.2 DC Characteristics

Conditions:  $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}, \text{AV}_{CC} = 3.0 \text{ to } 3.6 \text{ V}, \text{V}_{REF} = 3.0 \text{ V to } \text{AV}_{CC}^{*1},$   $V_{SS} = \text{AV}_{SS} = 0 \text{ V}^{*1}, \text{ T}_{a} = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$  $T_{a} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$ 

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger		$V_{T}^{-}$	$V_{CC} \times 0.2$	_	_	V	
input voltages	$P8_0$ to $P8_2$	V <sub>T</sub> <sup>+</sup>	_	—	$V_{CC} \times 0.7$	V	_
		$V_{T}^{+}-V_{T}^{-}$	$V_{CC} \times 0.05$	—	_	V	_
Input high voltage	$\begin{array}{c} \overline{\text{RES}},  \overline{\text{STBY}}, \\ \text{NMI},  \text{MD}_2 \text{ to} \\ \text{MD}_0 \end{array}$	V <sub>IH</sub>	$V_{CC}  imes 0.9$	_	V <sub>CC</sub> + 0.3	V	
	EXTAL	-	$V_{CC} \times 0.7$	_	$V_{CC} + 0.3$	V	=
	Port 7	-	$V_{CC} \times 0.7$		$AV_{CC} + 0.3$	V	-
	Ports 1 to 6 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B	_	$V_{CC}  imes 0.7$		V <sub>CC</sub> + 0.3	V	-
Input low voltage	$\begin{tabular}{l} \hline \hline RES, \end{tabular} \hline STBY, \\ MD_2 \mbox{ to } MD_0 \end{tabular} \end{tabular}$	V <sub>IL</sub>	-0.3	—	$V_{CC} \times 0.1$	V	
	NMI, EXTAL,	_	-0.3	_	$V_{CC} \times 0.2$	V	$V_{CC} < 4.0 V$
	ports 1 to 7 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B				0.8	V	V <sub>CC</sub> = 4.0 to 5.5 V
Output high voltage	All output pins (except RESO)	V <sub>OH</sub>	$V_{CC}-0.5$	_	—	V	I <sub>OH</sub> = -200 μA
			V <sub>CC</sub> - 1.0	—	_	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins (except RESO)	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA
	Ports 1, 2, and 5	_	_	—	1.0	V	l <sub>OL</sub> = 5 mA (V <sub>CC</sub> < 4.0 V)
							$I_{OL} = 10 \text{ mA}$ (V <sub>CC</sub> = 4.0 to 5.5 V)
	RESO	-	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA

ltem		Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	$\begin{tabular}{l} \hline STBY, $\overline{RES}$, \\ NMI, $MD_2$ to \\ $MD_0$ \end{tabular}$	I <sub>in</sub>	_	_	1.0	μA	$\label{eq:Vin} \begin{array}{l} V_{in} = 0.5 \ V \ to \\ V_{CC} - 0.5 \ V \end{array}$
	Port 7	-	_	—	1.0	μA	$V_{in} = 0.5 V to$ AV <sub>CC</sub> - 0.5 V
Three-state leakage	Ports 1 to 6 Ports 8 to B	I <sub>TSI</sub>	_	—	1.0	μA	$V_{in} = 0.5 \text{ V to}$ $V_{CC} - 0.5 \text{ V}$
current	RESO	-			10.0	μA	$V_{in} = 0 V$
Input pull-up MOS current	Ports 2, 4, and 5	-I <sub>p</sub>	10	—	300	μA	V <sub>in</sub> = 0 V
Input	NMI	C <sub>in</sub>	_		50	pF	$V_{in} = 0 V$
capacitance	All input pins except NMI	-	_	—	15	pF	⁻f = f <sub>min</sub> T <sub>a</sub> = 25°C
Current dissipation <sup>*2</sup>	Normal operation	I <sub>CC</sub> <sup>*3</sup>	—	37 (3.3 V)	58	mA	f = 25 MHz
	Sleep mode	-	_	29 (3.3 V)	47	mA	f = 25 MHz
	Module standby mode	-	_	21 (3.3 V)	37	mA	f = 25 MHz
	Standby mode	_	_	1.0	10.0	μA	$T_a \leq 50^\circ C$
			_		20.0	μA	$50^{\circ}C < T_{a}$
Analog power supply current	During A/D conversion	Al <sub>CC</sub>	—	0.6	1.5	mA	$AV_{CC} = 3.0 V$
	During A/D and D/A conversion	-	_	0.6	1.5	mA	$AV_{CC} = 3.0 V$
	Idle	-		0.01	5.0	μA	DASTE = 0
Reference current	During A/D conversion	AI <sub>CC</sub>	—	0.45	0.8	mA	V <sub>REF</sub> = 3.0 V
	During A/D and D/A conversion	-	_	2.0	3.0	mA	V <sub>REF</sub> = 3.0 V
	Idle	_	_	0.01	5.0	μA	DASTE = 0
RAM standby voltage		VRAM	2.0			V	

Notes: 1. Do not open the pin connections of the AV<sub>CC</sub>, V<sub>REF</sub> and AV<sub>SS</sub> pins while the A/D converter is not in use.

Connect the  $AV_{CC}$  and  $V_{REF}$  pins to the  $V_{CC}$  and connect the  $AV_{SS}$  pin to the  $V_{SS},$  respectively.

Given current consumption values are when all the output pins are made to unloaded state and, furthermore, when the on-chip pull-up MOS is turned off under conditions that V<sub>IH</sub> min = V<sub>CC</sub> - 0.5 V and V<sub>IL</sub> max = 0.5 V.
 Also, the aforesaid current consumption values are when V<sub>IL</sub> min = V<sub>CC</sub> × 0.9 and V<sub>IL</sub>

Also, the aforesaid current consumption values are when V<sub>IH</sub> min = V<sub>CC</sub> × 0.9 and V<sub>IL</sub> max = 0.3 V under the condition of V<sub>RAM</sub>  $\leq$  V<sub>CC</sub> < 3.0 V.

 $\begin{array}{ll} \text{3. } I_{CC} \text{ max. (under normal operations)} &= 3.0 \text{ (mA)} + 0.61 \text{ (mA/(MHz \times V))} \times V_{CC} \times \text{f} \\ I_{CC} \text{ max. (when using the sleeve)} &= 3.0 \text{ (mA)} + 0.49 \text{ (mA/(MHz \times V))} \times V_{CC} \times \text{f} \\ I_{CC} \text{ max. (when the sleeve + module are standing by)} \\ &= 3.0 \text{ (mA)} + 0.38 \text{ (mA/(MHz \times V))} \times V_{CC} \times \text{f} \end{array}$ 

Also, the typ. values for current dissipation are reference values.

#### Table 21.3 Permissible Output Currents

Conditions:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $AV_{CC} = 3.0 \text{ V}$  to 3.6 V,  $V_{REF} = 3.0 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (regular specifications),

 $T_a = -40^{\circ}C$  to +85°C (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output	Ports 1, 2, and 5	I <sub>OL</sub>		_	10	mA
low current (per pin)	Other output pins		_	_	2.0	mA
Permissible output low current (total)	Total of 20 pins in Ports 1, 2, and 5	$\Sigma I_{OL}$	_	_	80	mA
	Total of all output pins, including the above		_		120	mA
Permissible output high current (per pin)	All output pins	—І <sub>ОН</sub>	_		2.0	mA
Permissible output high current (total)	Total of all output pins	$ -\Sigma I_{OH} $	—	—	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 21.3.

2. When directly driving a darlington pair or LED, always insert a current-limiting resistor in the output line, as shown in figures 21.1 and 21.2.






Figure 21.1 Darlington Pair Drive Circuit (Example)




Figure 21.2 Sample LED Circuit

### 21.1.3 AC Characteristics

Clock timing parameters are listed in table 21.4, control signal timing parameters in table 21.5, and bus timing parameters in table 21.6. Timing parameters of the on-chip supporting modules are listed in table 21.7.

#### Table 21.4 Clock Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Item	Symbol	Min	Max	Unit	Test Conditions
Clock cycle time	t <sub>cyc</sub>	40	500	ns	Figure 21.11
Clock pulse low width	t <sub>CL</sub>	10	_	ns	
Clock pulse high width	t <sub>CH</sub>	10	_	ns	
Clock rise time	t <sub>Cr</sub>		10	ns	
Clock fall time	t <sub>Cf</sub>		10	ns	
Clock oscillator settling time at reset	t <sub>OSC1</sub>	20	—	ms	Figure 21.7
Clock oscillator settling time in software standby	tosc2	7	—	ms	Figure 20.1

### Table 21.5 Control Signal Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
RES setup time	t <sub>RESS</sub>	150	_	ns	Figure 21.8
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
Mode programming setup time	t <sub>MDS</sub>	200	_	ns	
RESO output delay time	t <sub>RESD</sub>	_	50	ns	Figure 21.9
RESO output pulse width	t <sub>RESOW</sub>	132	_	t <sub>cyc</sub>	
NMI, IRQ setup time	t <sub>NMIS</sub>	150	_	ns	Figure 21.10
NMI, IRQ hold time	t <sub>NMIH</sub>	10	_	ns	
NMI, IRQ pulse width (in recovery from software standby mode)	t <sub>NMIW</sub>	200		ns	_

#### Table 21.6 Bus Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Item	Symbol	Min	Max	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	_	25	ns	Figure 21.11,
Address hold time	t <sub>AH</sub>	$0.5 t_{cyc} - 20$		ns	figure 21.12
Read strobe delay time	t <sub>RSD</sub>	—	25	ns	
Address strobe delay time	t <sub>ASD</sub>		25	ns	
Write strobe delay time	t <sub>WSD</sub>	—	25	ns	
Strobe delay time	t <sub>SD</sub>	—	25	ns	
Write strobe pulse width 1	t <sub>WSW1</sub>	$1.0 t_{cyc} - 25$	—	ns	
Write strobe pulse width 2	t <sub>WSW2</sub>	1.5 t <sub>cyc</sub> – 25	—	ns	
Address setup time 1	t <sub>AS1</sub>	$0.5 \ t_{cyc} - 20$	—	ns	
Address setup time 2	t <sub>AS2</sub>	1.0 t <sub>cyc</sub> – 20		ns	
Read data setup time	t <sub>RDS</sub>	25		ns	
Read data hold time	t <sub>RDH</sub>	0	—	ns	
Write data delay time	t <sub>WDD</sub>	_	35	ns	
Write data setup time 1	t <sub>WDS1</sub>	$1.0 \ t_{cyc} - 30$	—	ns	
Write data setup time 2	t <sub>WDS2</sub>	$2.0 t_{\text{cyc}} - 30$	—	ns	
Write data hold time	t <sub>WDH</sub>	0.5 t <sub>cyc</sub> – 15		ns	
Read data access time 1	t <sub>ACC1</sub>		$2.0 t_{cyc} - 45$	ns	
Read data access time 2	t <sub>ACC2</sub>		$3.0 t_{cyc} - 45$	ns	
Read data access time 3	t <sub>ACC3</sub>		1.5 t <sub>cyc</sub> – 45	ns	
Read data access time 4	t <sub>ACC4</sub>		$2.5 t_{cyc} - 45$	ns	
Precharge time 1	t <sub>PCH1</sub>	1.0 t <sub>cyc</sub> - 20		ns	
Precharge time 2	t <sub>PCH2</sub>	$0.5 t_{cyc} - 20$		ns	
Wait setup time	t <sub>WTS</sub>	25		ns	Figure 21.13
Wait hold time	t <sub>WTH</sub>	5		ns	
Bus request setup time	t <sub>BRQS</sub>	25		ns	Figure 21.14
Bus acknowledge delay time 1	t <sub>BACD1</sub>	—	30	ns	
Bus acknowledge delay time 2	t <sub>BACD2</sub>	—	30	ns	
Bus-floating time	t <sub>BZD</sub>	_	30	ns	

Note: In order to secure the address hold time relative to the rise of the RD strobe, address update mode 2 should be used. For details see section 6.3.5, Address Output Method.

### Table 21.7 Timing of On-Chip Supporting Modules

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Module	ltem		Symbol	Min	Max	Unit	Test Conditions
Ports and	Output data delay time		t <sub>PWD</sub>		50	ns	Figure 21.15
TPC	Input data setu	p time	t <sub>PRS</sub>	50		ns	_
	Input data hold	time	t <sub>PRH</sub>	50		ns	_
16-bit timer	Timer output de	elay time	t <sub>TOCD</sub>	_	50	ns	Figure 21.16
	Timer input set	up time	t <sub>TICS</sub>	50		ns	_
	Timer clock inp	ut setup time	t <sub>TCKS</sub>	50		ns	Figure 21.17
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5		t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5		t <sub>cyc</sub>	_
8-bit timer	Timer output delay time		t <sub>TOCD</sub>	—	50	ns	Figure 21.16
	Timer input set	t <sub>TICS</sub>	50		ns	_	
	Timer clock inp	t <sub>TCKS</sub>	50	_	ns	Figure 21.17	
	Timer clock pulse width	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	_
		Both edges	t <sub>TCKWL</sub>	2.5		t <sub>cyc</sub>	_
SCI	Input clock cycle	Asynchronous	t <sub>Scyc</sub>	4		t <sub>cyc</sub>	Figure 21.18
		Synchronous	_	6	_	t <sub>cyc</sub>	_
	Input clock rise	t <sub>SCKr</sub>	1.5		t <sub>cyc</sub>	_	
	Input clock fall	time	t <sub>SCKf</sub>	1.5		t <sub>cyc</sub>	_
	Input clock puls	se width	t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>	_
	Transmit data o	lelay time	t <sub>TXD</sub>	—	100	ns	Figure 21.19
	Receive data setup time (synchronous)		t <sub>RXS</sub>	100	_	ns	_
	Receive data	Clock input	t <sub>RXH</sub>	100	_	ns	_
	hold time (synchronous)	Clock output		0	—	ns	




Figure 21.3 Output Load Circuit

### 21.1.4 A/D Conversion Characteristics

Table 21.8 lists the A/D conversion characteristics.

## Table 21.8 A/D Conversion Characteristics

 $\begin{array}{ll} \text{Conditions:} & V_{\text{CC}} = 3.0 \text{ to } 3.6 \text{ V}, \text{A} V_{\text{CC}} = 3.0 \text{ to } 3.6 \text{ V}, \text{V}_{\text{REF}} = 3.0 \text{ to } \text{A} V_{\text{CC}}, \text{V}_{\text{SS}} = \text{A} \text{V}_{\text{SS}} = 0 \text{ V}, \\ & \text{fmax} = 25 \text{ MHz}, \text{T}_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}, \\ & \text{T}_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)} \end{array}$ 

ltem			Min	Тур	Max	Unit
Item Conversion time: 134 states	Resolution	10	10	10	bits	
	Conversion time (sing	5.36	_	—	μs	
	Analog input capacita	ance	—		20	pF
	Permissible signal-	$\phi \le 13 \text{ MHz}$	—		10	kΩ
	source impedance	φ > 13 MHz	—		5	kΩ
	Nonlinearity error		—		±3.5	LSB
	Offset error		_	_	±3.5	LSB
	Full-scale error		—	_	±3.5	LSB
	Quantization error	_	_	±0.5	LSB	
	Absolute accuracy		—	_	±4.0	LSB
	Resolution	10	10	10	bits	
70 states	Conversion time (sing	5.36	_	—	μs	
	Analog input capacita	ance	—		20	pF
	Permissible signal-	$\phi \le 13 \text{ MHz}$	—		5	kΩ
	source impedance	φ > 13 MHz	_	_	3	kΩ
	Nonlinearity error		_	_	±7.5	LSB
	Offset error	—		±7.5	LSB	
	Full-scale error	—	_	±7.5	LSB	
	Quantization error		—		±0.5	LSB
	Absolute accuracy		—		±4.0	LSB

#### 21.1.5 D/A Conversion Characteristics

Table 21.9 lists the D/A conversion characteristics.

#### Table 21.9 D/A Conversion Characteristics

 $\begin{array}{ll} \mbox{Conditions:} & V_{CC} = 3.0 \mbox{ to } 3.6 \mbox{ V}, \mbox{ } AV_{CC} = 3.0 \mbox{ to } 3.6 \mbox{ V}, \mbox{ } V_{REF} = 3.0 \mbox{ to } AV_{CC}, \mbox{ } V_{SS} = AV_{SS} = 0 \mbox{ V}, \\ & \mbox{ fmax} = 25 \mbox{ } MHz, \mbox{ } T_a = -20^{\circ}\mbox{C} \mbox{ to } +75^{\circ}\mbox{C} \mbox{ (regular specifications)}, \\ & \mbox{ } T_a = -40^{\circ}\mbox{C} \mbox{ to } +85^{\circ}\mbox{C} \mbox{ (wide-range specifications)} \end{array}$ 

Item	Min	Тур	Max	Unit	Test Conditions
Resolution	8	8	8	bits	
Conversion time (centering time)		_	10	μs	20 pF capacitive load
Absolute accuracy		±2.0	±3.0	LSB	$2 M\Omega$ resistive load
	_	_	±2.0	LSB	4 M $\Omega$ resistive load

# 21.2 Electrical Characteristics of H8/3024F-ZTAT Version and H8/3026F-ZTAT Version

### 21.2.1 Absolute Maximum Ratings

Table 21.10 lists the absolute maximum ratings.

Item	Symbol	Value	Unit
Power supply voltage	V <sub>CC</sub>	-0.3 to +4.6	V
Input voltage (except for port 7)	Vin	-0.3 to V <sub>CC</sub> +0.3	V
Input voltage (port 7)	V <sub>in</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Reference voltage	$V_{REF}$	-0.3 to AV <sub>CC</sub> +0.3	V
Analog power supply voltage	AV <sub>CC</sub>	-0.3 to +4.6	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.



#### 21.2.2 DC Characteristics

### **Table 21.11 DC Characteristics**

Conditions:  $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}, \text{AV}_{CC} = 3.0 \text{ to } 3.6 \text{ V}, \text{V}_{REF} = 3.0 \text{ V to } \text{AV}_{CC}^{*1},$   $V_{SS} = \text{AV}_{SS} = 0 \text{ V}^{*1}, \text{ T}_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$  $T_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$ 

ltem		Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Schmitt trigger		$V_{T}^{-}$	$V_{CC} \times 0.2$	_	_	V	
input voltages	$P8_0$ to $P8_2$	V <sub>T</sub> <sup>+</sup>	_	—	$V_{CC} \times 0.7$	V	_
		$V_{T}^{+}-V_{T}^{-}$	$V_{\text{CC}} \times 0.05$	_	_	V	_
Input high voltage	$\begin{tabular}{l} \hline RES, $\overline{STBY}$, \\ NMI, $MD_2$ to \\ $MD_0$ \end{tabular}$	V <sub>IH</sub>	$V_{CC}  imes 0.9$	—	V <sub>CC</sub> + 0.3	V	_
	EXTAL	-	$V_{CC} \times 0.7$	—	V <sub>CC</sub> + 0.3	V	_
	Port 7	-	$V_{CC} \times 0.7$		AV <sub>CC</sub> + 0.3	V	_
	Ports 1 to 6 P $8_3$ , P $8_4$ , P $9_0$ to P $9_5$ , port B	-	$V_{CC}  imes 0.7$	_	V <sub>CC</sub> + 0.3	V	_
Input low voltage	$\frac{\text{RES}}{\text{MD}_2}, \frac{\text{STBY}}{\text{MD}_0}$	V <sub>IL</sub>	-0.3	—	$V_{CC}  imes 0.1$	V	
	NMI, EXTAL,	_	-0.3	—	$V_{CC} \times 0.2$	V	V <sub>CC</sub> < 4.0 V
	ports 1 to 7 P8 <sub>3</sub> , P8 <sub>4</sub> , P9 <sub>0</sub> to P9 <sub>5</sub> , port B				0.8	V	V <sub>CC</sub> = 4.0 to 5.5 V
Output high	All output pins	V <sub>OH</sub>	$V_{CC}-0.5$	_	_	V	I <sub>OH</sub> = -200 μA
voltage	(except RESO)		$V_{CC} - 1.0$		_	V	$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins (except RESO)	V <sub>OL</sub>		—	0.4	V	I <sub>OL</sub> = 1.6 mA
	Ports 1, 2, and 5	-		—	1.0	V	I <sub>OL</sub> = 5 mA (V <sub>CC</sub> < 4.0 V)
							$I_{OL} = 10 \text{ mA}$ (V <sub>CC</sub> = 4.0 to 5.5 V)
	RESO	-	_	—	0.4	V	I <sub>OL</sub> = 1.6 mA

Section 21	Electrical	Characteristics
000001121	Lioounoui	Onaraotonotioo

ltem		Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	$\begin{tabular}{l} \hline $STBY,$ $\overline{RES},$ \\ $NMI,$ $MD_2$ to $\\ $MD_0$ \end{tabular}$	l <sub>in</sub>	_	_	1.0	μA	$\begin{array}{l} V_{in}=0.5 \text{ V to} \\ V_{CC}-0.5 \text{ V} \end{array}$
	Port 7	-	_		1.0	μA	$V_{in} = 0.5 \text{ V to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage	Ports 1 to 6 Ports 8 to B	I <sub>TSI</sub>	_	—	1.0	μA	$\label{eq:Vin} \begin{array}{l} V_{in} = 0.5 \ V \ to \\ V_{CC} - 0.5 \ V \end{array}$
current	RESO	-	_	—	10.0	μA	$V_{in} = 0 V$
Input pull-up MOS current	Ports 2, 4, and 5	-I <sub>p</sub>	10	—	300	μA	V <sub>in</sub> = 0 V
Input	NMI	C <sub>in</sub>	_	_	50	pF	$V_{in} = 0 V$
capacitance	All input pins except NMI	-	_	—	15	pF	⁻f = f <sub>min</sub> T <sub>a</sub> = 25°C
Current dissipation <sup>*2</sup>	Normal operation	I <sub>CC</sub> *3	_	37 (3.3 V)	58	mA	f = 25 MHz
	Sleep mode		_	29 (3.3 V)	47	mA	f = 25 MHz
	Module standby mode	-	_	21 (3.3 V)	37	mA	f = 25 MHz
	Standby mode	-	_	1.0	10.0	μA	$T_a \le 50^\circ C$
			—	—	20.0	μA	$50^{\circ}C < T_{a}$
Analog power supply current	•	Al <sub>CC</sub>	_	0.6	1.5	mA	$AV_{CC} = 3.0 V$
	During A/D and D/A conversion	-	_	0.6	1.5	mA	$AV_{CC} = 3.0 V$
	Idle	-	_	0.01	5.0	μA	DASTE = 0
Reference current	During A/D conversion	Al <sub>CC</sub>	_	0.45	0.8	mA	$V_{REF}$ = 3.0 V
	During A/D and D/A conversion	-	_	2.0	3.0	mA	V <sub>REF</sub> = 3.0 V
	Idle	-	_	0.01	5.0	μA	DASTE = 0
RAM standby	/oltage	V <sub>RAM</sub>	2.0	_	_	V	

Notes: 1. Do not open the pin connections of the AV<sub>CC</sub>, V<sub>REF</sub> and AV<sub>SS</sub> pins while the A/D converter is not in use.

Connect the  $AV_{CC}$  and  $V_{REF}$  pins to the  $V_{CC}$  and connect the  $AV_{SS}$  pin to the  $V_{SS},$  respectively.



- 2. Given current consumption values are when all the output pins are made to unloaded state and, furthermore, when the on-chip pull-up MOS is turned off under conditions that V<sub>IH</sub> min = V<sub>CC</sub> 0.5 V and V<sub>IL</sub> max = 0.5 V. Also, the aforesaid current consumption values are when V<sub>IH</sub> min = V<sub>CC</sub> × 0.9 and V<sub>IL</sub> max = 0.3 V under the condition of V<sub>RAM</sub>  $\leq$  V<sub>CC</sub> < 3.0 V.
- 3.  $I_{CC}$  max. (under normal operations) = 3.0 (mA) + 0.61 (mA/(MHz × V)) × V<sub>CC</sub> × f  $I_{CC}$  max. (when using the sleeve) = 3.0 (mA) + 0.49 (mA/(MHz × V)) × V<sub>CC</sub> × f  $I_{CC}$  max. (when the sleeve + module are standing by) = 3.0 (mA) + 0.38 (mA/(MHz × V)) × V<sub>CC</sub> × f

Also, the typ. values for current dissipation are reference values.

#### **Table 21.12 Permissible Output Currents**

Conditions:  $V_{CC} = 3.0$  V to 3.6 V,  $AV_{CC} = 3.0$  V to 3.6 V,  $V_{REF} = 3.0$  V to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),

 $T_a = -40^{\circ}C$  to  $+85^{\circ}C$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output	Ports 1, 2, and 5	I <sub>OL</sub>	_	—	10	mA
low current (per pin)	Other output pins		—	—	2.0	mA
Permissible output low current (total)	•		_	_	80	mA
	Total of all output pins, including the above				120	mA
Permissible output high current (per pin)	All output pins	—І <sub>ОН</sub>			2.0	mA
Permissible output high current (total)	Total of all output pins	$ -\Sigma I_{OH} $		—	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 21.12.

2. When directly driving a darlington pair or LED, always insert a current-limiting resistor in the output line, as shown in figures 21.4 and 21.5.

## Renesas




Figure 21.4 Darlington Pair Drive Circuit (Example)




Figure 21.5 Sample LED Circuit

## 21.2.3 AC Characteristics

Clock timing parameters are listed in table 21.13, control signal timing parameters in table 21.14, and bus timing parameters in table 21.15. Timing parameters of the on-chip supporting modules are listed in table 21.16.



#### Table 21.13 Clock Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

ltem	Symbol	Min	Max	Unit	Test Conditions
Clock cycle time	t <sub>cyc</sub>	40	500	ns	Figure 21.11
Clock pulse low width	t <sub>CL</sub>	10	—	ns	
Clock pulse high width	t <sub>CH</sub>	10	_	ns	
Clock rise time	t <sub>Cr</sub>	_	10	ns	
Clock fall time	t <sub>Cf</sub>	_	10	ns	
Clock oscillator settling time at reset	t <sub>OSC1</sub>	20	—	ms	Figure 21.7
Clock oscillator settling time in software standby	t <sub>OSC2</sub>	7	—	ms	Figure 20.1

### Table 21.14 Control Signal Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

ltem	Symbol	Min	Max	Unit	<b>Test Conditions</b>
RES setup time	t <sub>RESS</sub>	150	_	ns	Figure 21.8
RES pulse width	t <sub>RESW</sub>	20	_	t <sub>cyc</sub>	
Mode programming setup time	t <sub>MDS</sub>	200	_	ns	
RESO output delay time	t <sub>RESD</sub>	_	50	ns	Figure 21.9
RESO output pulse width	t <sub>RESOW</sub>	132	_	t <sub>cyc</sub>	
NMI, IRQ setup time	t <sub>NMIS</sub>	150	_	ns	Figure 21.10
NMI, IRQ hold time	t <sub>NMIH</sub>	10	_	ns	
NMI, IRQ pulse width (in recovery from software standby mode)	t <sub>NMIW</sub>	200	—	ns	_

#### Table 21.15 Bus Timing

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Item	Symbol	Min	Max	Unit	<b>Test Conditions</b>
Address delay time	t <sub>AD</sub>	_	25	ns	Figure 21.11,
Address hold time	t <sub>AH</sub>	$0.5 t_{cyc} - 20$	—	ns	figure 21.12
Read strobe delay time	t <sub>RSD</sub>		25	ns	_
Address strobe delay time	t <sub>ASD</sub>		25	ns	_
Write strobe delay time	t <sub>WSD</sub>	—	25	ns	
Strobe delay time	t <sub>SD</sub>	—	25	ns	
Write strobe pulse width 1	t <sub>WSW1</sub>	$1.0 t_{cyc} - 25$	—	ns	
Write strobe pulse width 2	t <sub>WSW2</sub>	1.5 t <sub>cyc</sub> – 25	—	ns	
Address setup time 1	t <sub>AS1</sub>	$0.5 t_{\text{cyc}} - 20$	—	ns	_
Address setup time 2	t <sub>AS2</sub>	$1.0 t_{cyc} - 20$	—	ns	_
Read data setup time	t <sub>RDS</sub>	40	—	ns	
Read data hold time	t <sub>RDH</sub>	0	—	ns	
Write data delay time	t <sub>WDD</sub>	_	35	ns	
Write data setup time 1	t <sub>WDS1</sub>	$1.0 \ t_{cyc} - 30$	—	ns	
Write data setup time 2	t <sub>WDS2</sub>	$2.0 t_{\text{cyc}} - 30$	—	ns	
Write data hold time	t <sub>WDH</sub>	$0.5 t_{cyc} - 15$	—	ns	_
Read data access time 1	t <sub>ACC1</sub>	—	$2.0 \ t_{cyc} - 45$	ns	_
Read data access time 2	t <sub>ACC2</sub>	—	$3.0 t_{\text{cyc}} - 45$	ns	
Read data access time 3	t <sub>ACC3</sub>	—	1.5 t <sub>cyc</sub> – 45	ns	
Read data access time 4	t <sub>ACC4</sub>	—	$2.5 t_{\text{cyc}} - 45$	ns	
Precharge time 1	t <sub>PCH1</sub>	1.0 t <sub>cyc</sub> – 20	—	ns	_
Precharge time 2	t <sub>PCH2</sub>	$0.5 t_{cyc} - 20$	—	ns	_
Wait setup time	t <sub>WTS</sub>	25	—	ns	Figure 21.13
Wait hold time	t <sub>WTH</sub>	5	—	ns	_
Bus request setup time	t <sub>BRQS</sub>	25	—	ns	Figure 21.14
Bus acknowledge delay time 1	t <sub>BACD1</sub>	_	30	ns	_
Bus acknowledge delay time 2	t <sub>BACD2</sub>	_	30	ns	_
Bus-floating time	t <sub>BZD</sub>	_	30	ns	

Note: In order to secure the address hold time relative to the rise of the RD strobe, address update mode 2 should be used. For details see section 6.3.5, Address Output Method.

### Table 21.16 Timing of On-Chip Supporting Modules

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = -20^{\circ}$ C to  $+75^{\circ}$ C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Module	ltem		Symbol	Min	Max	Unit	Test Conditions
Ports and	Output data del	lay time	t <sub>PWD</sub>		50	ns	Figure 21.15
TPC	Input data setu	p time	t <sub>PRS</sub>	50	_	ns	_
	Input data hold	time	t <sub>PRH</sub>	50	_	ns	_
16-bit timer	Timer output de	elay time	t <sub>TOCD</sub>	—	50	ns	Figure 21.16
	Timer input set	up time	t <sub>TICS</sub>	50		ns	_
	Timer clock inp	ut setup time	t <sub>TCKS</sub>	50	_	ns	Figure 21.17
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	_
8-bit timer	Timer output de	elay time	t <sub>TOCD</sub>		50	ns	Figure 21.16
	Timer input set	up time	t <sub>TICS</sub>	50	_	ns	_
	Timer clock inp	ut setup time	t <sub>TCKS</sub>	50	_	ns	Figure 21.17
	Timer clock in Timer clock pulse width	Single edge	t <sub>TCKWH</sub>	1.5		t <sub>cyc</sub>	_
	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_	t <sub>cyc</sub>	_
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4	_	t <sub>cyc</sub>	Figure 21.18
	cycle	Synchronous	-	6	_	t <sub>cyc</sub>	_
	Input clock rise	time	t <sub>SCKr</sub>	1.5	_	t <sub>cyc</sub>	_
	Input clock fall	time	t <sub>SCKf</sub>	1.5	_	t <sub>cyc</sub>	_
	Input clock puls	se width	t <sub>SCKW</sub>	0.4	0.6	t <sub>Scyc</sub>	_
	Transmit data o	lelay time	t <sub>TXD</sub>		100	ns	Figure 21.19
Receive data (synchronous)		etup time	t <sub>RXS</sub>	100	—	ns	_
	Receive data	Clock input	t <sub>RXH</sub>	100		ns	_
	hold time (synchronous)	Clock output	_	0	—	ns	_




Figure 21.6 Output Load Circuit



#### 21.2.4 A/D Conversion Characteristics

Table 21.17 lists the A/D conversion characteristics.

#### Table 21.17 A/D Conversion Characteristics

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{REF} = 3.0$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0$  V, fmax = 25 MHz,  $T_a = -20^{\circ}$ C to +75°C (regular specifications),  $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

Item			Min	Тур	Max	Unit
Conversion time:	Resolution		10	10	10	bits
134 states	Conversion time (sing	gle mode)	5.36	—	—	μs
	Analog input capacita	ance	—	—	20	pF
	Permissible signal-	$\phi \le 13 \text{ MHz}$	—	—	10	kΩ
	source impedance	φ > 13 MHz	_	_	5	kΩ
	Nonlinearity error		—	—	±3.5	LSB
	Offset error		_	_	±3.5	LSB
	Full-scale error		—	—	±3.5	LSB
	Quantization error		—	_	±0.5	LSB
	Absolute accuracy		—	—	±4.0	LSB
Conversion time:	Resolution		10	10	10	bits
70 states	Conversion time (sing	gle mode)	5.36	_		μs
	Analog input capacita	ance	—	—	20	pF
	Permissible signal-	$\phi \le 13 \text{ MHz}$	—	—	5	kΩ
	source impedance	φ > 13 MHz	_	_	3	kΩ
	Nonlinearity error		—	—	±7.5	LSB
	Offset error		—	—	±7.5	LSB
	Full-scale error		_	—	±7.5	LSB
	Quantization error		—	—	±0.5	LSB
	Absolute accuracy		—	—	±4.0	LSB

### 21.2.5 D/A Conversion Characteristics

Table 21.18 lists the D/A conversion characteristics.

# Table 21.18 D/A Conversion Characteristics

 $\begin{array}{ll} \mbox{Conditions:} & V_{CC} = 3.0 \mbox{ to } 3.6 \mbox{ V}, \mbox{ } AV_{CC} = 3.0 \mbox{ to } 3.6 \mbox{ V}, \mbox{ } V_{REF} = 3.0 \mbox{ to } AV_{CC}, \mbox{ } V_{SS} = AV_{SS} = 0 \mbox{ V}, \\ & \mbox{ fmax} = 25 \mbox{ } MHz, \mbox{ } T_a = -20^{\circ}\mbox{C} \mbox{ to } +75^{\circ}\mbox{C} \mbox{ (regular specifications)}, \\ & \mbox{ } T_a = -40^{\circ}\mbox{C} \mbox{ to } +85^{\circ}\mbox{C} \mbox{ (wide-range specifications)} \end{array}$ 

ltem	Min	Тур	Max	Unit	Test Conditions
Resolution	8	8	8	bits	
Conversion time (centering time)	_	_	10	μs	20 pF capacitive load
Absolute accuracy	_	±2.0	±3.0	LSB	$2 \ \text{M}\Omega$ resistive load
	_	_	±2.0	LSB	$4 \text{ M}\Omega$ resistive load



#### 21.2.6 Flash Memory Characteristics

Table 21.19 shows the flash memory characteristics.

#### Table 21.19 Flash Memory Characteristics

Conditions:  $V_{CC} = 3.0$  to 3.6 V,  $AV_{CC} = 3.0$  to 3.6 V,  $V_{SS} = AV_{SS} = 0$  V,  $T_a = 0^{\circ}C$  to +75°C (operating temperature range for programming/erasing)

Item		Symbol	Min	Тур	Мах	Unit	Notes
Programming		t <sub>P</sub>	—	10	200	ms/ 128 bytes	
Erase time*1 *	3 *5	t <sub>E</sub>	_	100	1200	ms/block	
Reprogrammir	ng count	$N_{\text{WEC}}$	100* <sup>6</sup>	10,000*	* <sup>7</sup>	Times	
Data retention	period	t <sub>DRP</sub>	10* <sup>8</sup>	_	_	Years	
Programming	Wait time after SWE bit setting*1	t <sub>sswe</sub>	1	1	_	μs	
	Wait time after PSU bit setting*1	t <sub>spsu</sub>	50	50	_	μs	
	Wait time after P bit setting <sup>*1 *4</sup>	t <sub>sp30</sub>	28	30	32	μs	Programming time wait
		t <sub>sp200</sub>	198	200	202	μs	Programming time wait
		t <sub>sp10</sub>	8	10	12	μs	Additional- programming time wait
	Wait time after P bit clear*1	t <sub>cp</sub>	5	5	_	μs	
	Wait time after PSU bit clear <sup>*1</sup>	t <sub>cpsu</sub>	5	5	_	μs	
	Wait time after PV bit setting*1	t <sub>spv</sub>	4	4	—	μs	
	Wait time after H'FF dummy write*1	t <sub>spvr</sub>	2	2	—	μs	
	Wait time after PV bit clear*1	t <sub>cpv</sub>	2	2	_	μs	
	Wait time after SWE bit clear*1	t <sub>cswe</sub>	100	100	_	μs	
	Maximum programming count*1 *4	Ν	—	—	1000	Times	
Erase	Wait time after SWE bit setting <sup>*1</sup>	t <sub>sswe</sub>	1	1	_	μs	
	Wait time after ESU bit setting*1	t <sub>sesu</sub>	100	100	—	μs	
	Wait time after E bit setting <sup>*1 *5</sup>	t <sub>se</sub>	10	10	100	ms	Erase time wait
	Wait time after E bit clear*1	t <sub>ce</sub>	10	10	—	μs	
	Wait time after ESU bit clear*1	t <sub>cesu</sub>	10	10	—	μs	
	Wait time after EV bit setting*1	t <sub>sev</sub>	20	20	—	μs	
	Wait time after H'FF dummy write*1	t <sub>sevr</sub>	2	2	_	μs	
	Wait time after EV bit clear*1	t <sub>cev</sub>	4	4	_	μs	
	Wait time after SWE bit clear <sup>*1</sup>	t <sub>cswe</sub>	100	100		μs	
	Maximum erase count <sup>*1 *5</sup>	Ν	12	_	120	Times	

- Notes: 1. Make each time setting in accordance with the program/program-verify flowchart or erase/erase-verify flowchart.
  - Programming time per 128 bytes (Shows the total period for which the P-bit in the flash memory control register (FLMCR) is set. It does not include the programming verification time.)
  - 3. Block erase time (Shows the total period for which the E-bit in FLMCR is set. It does not include the erase verification time.)
  - 4. To specify the maximum programming time (t<sub>P</sub>(max)) in the 128-byte programming flowchart, set the maximum value (1000) for the maximum programming count (N). The wait time after P bit setting should be changed as follows according to the value of the programming counter (n).

Programming counter (n) = 1 to 6: $t_{sp30} = 30 \ \mu s$ Programming counter (n) = 7 to 1000: $t_{sp200} = 200 \ \mu s$ Programming counter (n) [in additional programming] = 1 to 6:  $t_{sp10} = 10 \ \mu s$ 

5. For the maximum erase time ( $t_E(max)$ ), the following relationship applies between the wait time after E bit setting ( $t_{se}$ ) and the maximum erase count (N):

 $t_E(max) = Wait time after E bit setting (t_{se}) \times maximum erase count (N)$ 

To set the maximum erase time, the values of  $t_{\mbox{se}}$  and N should be set so as to satisfy the above formula.

Examples: When  $t_{se} = 100$  [ms], N = 12 times

When  $t_{se} = 10$  [ms], N = 120 times

- 6. Minimum number of times at which all characteristics are guaranteed after reprogramming. (Reprogramming count from 1 to minimum value is guaranteed.)
- 7. Reference characteristics at 25°C. (This is an indication that reprogramming operations can normally be performed up to this figure.)
- 8. Data retention characteristics when reprogramming is performed correctly within the specification values, including the minimum data retention period.



# 21.3 Operational Timing

This section shows timing diagrams.

## 21.3.1 Clock Timing

Clock timing is shown as follows:

• Oscillator settling timing Figure 21.7 shows the oscillator settling timing.




Figure 21.7 Oscillator Settling Timing

# Renesas

## 21.3.2 Control Signal Timing

Control signal timing is shown as follows:

- Reset input timing Figure 21.8 shows the reset input timing.
- Reset output timing\* Figure 21.9 shows the reset output timing.
- Interrupt input timing

Figure 21.10 shows the interrupt input timing for NMI and  $\overline{IRQ}_5$  to  $\overline{IRQ}_0$ .




Figure 21.8 Reset Input Timing




Figure 21.9 Reset Output Timing\*

Note: \* This function is used only in mask ROM models, and is not provided in flash memory models.




Figure 21.10 Interrupt Input Timing

#### 21.3.3 Bus Timing

Bus timing is shown as follows:

- Basic bus cycle: two-state access Figure 21.11 shows the timing of the external two-state access cycle.
- Basic bus cycle: three-state access Figure 21.12 shows the timing of the external three-state access cycle.
- Basic bus cycle: three-state access with one wait state Figure 21.13 shows the timing of the external three-state access cycle with one wait state inserted.
- Bus-release mode timing Figure 21.14 shows the bus-release mode timing.

# Renesas




Figure 21.11 Basic Bus Cycle: Two-State Access






Figure 21.12 Basic Bus Cycle: Three-State Access




Figure 21.13 Basic Bus Cycle: Three-State Access with One Wait State




Figure 21.14 Bus-Release Mode Timing

### 21.3.4 TPC and I/O Port Timing




Figure 21.15 shows the TPC and I/O port input/output timing.



#### 21.3.5 Timer Input/Output Timing


16-bit timer and 8-bit timer timing is shown below.

• Timer input/output timing

Figure 21.16 shows the timer input/output timing.


• Timer external clock input timing


Figure 21.17 shows the timer external clock input timing.



### Figure 21.16 Timer Input/Output Timing

# Renesas





### 21.3.6 SCI Input/Output Timing

SCI timing is shown as follows:

• SCI input clock timing

Figure 21.18 shows the SCI input clock timing.

• SCI input/output timing (synchronous mode)

Figure 21.19 shows the SCI input/output timing in synchronous mode.




Figure 21.18 SCI Input Clock Timing




Figure 21.19 SCI Input/Output Timing in Synchronous Mode

# Appendix A Instruction Set

# A.1 Instruction List

### **Operand Notation**

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
_	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
$\vee$	Logical OR of the operands on both sides
$\oplus$	Exclusive logical OR of the operands on both sides
-	NOT (logical complement)
(), <>	Contents of operand

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

### **Condition Code Notation**

Symbol	Description
\$	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes



### Table A.1Instruction Set

### 1. Data transfer instructions

	Addressing Mode an Instruction Length (byt																	No. Stat	
Wnemonic Size			@ERn	@(d, ERn)	@-ERn/@ERn+ @aa @(d, PC) @@aa							Con	-	Normal	Advanced				
	-		E C		•				•	1	Operation	I	н	N	Z	V	С	-	-
MOV.B #xx:8, Rd	В	2	-								$\#xx:8 \rightarrow Rd8$	-	-	\$	\$	0	-	2	
MOV.B Rs, Rd	В		2								$Rs8 \rightarrow Rd8$	-	-	\$	\$	0	-		2
MOV.B @ERs, Rd	В			2							@ERs → Rd8	-	-	\$	\$	0	-		1
MOV.B @(d:16, ERs), Rd	В				4						@(d:16, ERs) → Rd8	_	-	\$	\$	0	-	6	6
MOV.B @(d:24, ERs), Rd	В				8						@(d:24, ERs) → Rd8	-	-	\$	\$	0	-	1	0
MOV.B @ERs+, Rd	В					2					@ERs → Rd8 ERs32+1 → ERs32	-	-	\$	\$	0	-	6	6
MOV.B @aa:8, Rd	в						2				@aa:8 → Rd8	_	-	\$	\$	0	-	4	1
MOV.B @aa:16, Rd	в						4				@aa:16 → Rd8	—	_	\$	\$	0	_	6	6
MOV.B @aa:24, Rd	в						6				@aa:24 → Rd8	_	_	\$	\$	0	_	8	3
MOV.B Rs, @ERd	в			2							$Rs8 \rightarrow @ERd$	_	_	\$	\$	0	_	4	1
MOV.B Rs, @(d:16, ERd)	в				4						$Rs8 \rightarrow @(d:16, ERd)$	-	-	\$	\$	0	-	6	6
MOV.B Rs, @(d:24, ERd)	в				8						$Rs8 \rightarrow @(d:24, ERd)$	—	-	\$	\$	0	-	1	0
MOV.B Rs, @-ERd	в					2					$ERd32-1 \rightarrow ERd32$ Rs8 $\rightarrow @ERd$	—	-	\$	\$	0	-	6	6
MOV.B Rs, @aa:8	в						2				Rs8 $\rightarrow$ @aa:8	_	_	\$	\$	0	_	4	1
MOV.B Rs, @aa:16	в						4				Rs8 → @aa:16	_	-	\$	\$	0	_	6	6
MOV.B Rs, @aa:24	в						6				Rs8 → @aa:24	_	_	\$	\$	0	_	8	3
MOV.W #xx:16, Rd	w	4									#xx:16 → Rd16	_	_	\$	\$	0	_	4	1
MOV.W Rs, Rd	w		2								$Rs16 \rightarrow Rd16$	_	_	\$	\$	0	-	2	2
MOV.W @ERs, Rd	w			2							@ERs $\rightarrow$ Rd16	-	-	\$	\$	0	-	4	1
MOV.W @(d:16, ERs), Rd	w				4						@(d:16, ERs) → Rd16	—	-	\$	\$	0	-	6	6
MOV.W @(d:24, ERs), Rd	w				8						@(d:24, ERs) → Rd16	-	—	\$	\$	0	-	1	0
MOV.W @ERs+, Rd	w					2					@ERs → Rd16 ERs32+2 → @ERd32	-	_	\$	\$	0	-	6	6
MOV.W @aa:16, Rd	W						4				@aa:16 → Rd16	_	_	\$	\$	0	_	6	6



					essi tion	-				)								No. Stat	
	Operand Size	×		ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa				Condition Code				Normal	Advanced	
Mnemonic	ō	XX#	Rn	0	0	ġ	0	0	0		Operation	I	н	Ν	z	۷	С	ž	Ă
MOV.W @aa:24, Rd	W						6				@aa:24 $\rightarrow$ Rd16	-	—	↕	€	0	-	8	1
MOV.W Rs, @ERd	W			2							$Rs16 \rightarrow @ERd$	-	—	↕	€	0	-	4	Ļ
MOV.W Rs, @(d:16, ERd)	w				4						$Rs16 \rightarrow @(d:16, ERd)$	-	_	\$	\$	0	-	6	i
MOV.W Rs, @(d:24, ERd)	w				8						$Rs16 \rightarrow @(d:24, ERd)$	-	—	\$	\$	0	—	1	C
MOV.W Rs, @-ERd	w					2					$ERd32-2 \rightarrow ERd32$ $Rs16 \rightarrow @ERd$	-	_	\$	\$	0	—	6	;
MOV.W Rs, @aa:16	W						4				$Rs16 \rightarrow @aa:16$	-	—	$\updownarrow$	$\updownarrow$	0	_	6	;
MOV.W Rs, @aa:24	w						6				$Rs16 \rightarrow @aa:24$	_	_	\$	\$	0	—	8	,
MOV.L #xx:32, Rd	L	6									$\#xx:32 \rightarrow Rd32$	—	_	\$	\$	0	_	6	;
MOV.L ERs, ERd	L		2								$ERs32 \rightarrow ERd32$	_	_	\$	€	0	_	2	2
MOV.L @ERs, ERd	L			4							@ERs $\rightarrow$ ERd32	_	—	€	€	0	_	8	,
MOV.L @(d:16, ERs), ERd	L				6						@(d:16, ERs) → ERd32	-	—	\$	\$	0	-	1	C
MOV.L @(d:24, ERs), ERd	L				10						@(d:24, ERs) → ERd32	-	—	\$	\$	0	-	1	4
MOV.L @ERs+, ERd	L					4					@ERs → ERd32 ERs32+4 → ERs32	-	—	\$	\$	0	-	1	C
MOV.L @aa:16, ERd	L						6				@aa:16 → ERd32	_	—	$\updownarrow$	€	0	_	1	D
MOV.L @aa:24, ERd	L						8				@aa:24 → ERd32	—	—	\$	€	0	-	1:	2
MOV.L ERs, @ERd	L			4							$ERs32 \rightarrow @ERd$	—	_	\$	\$	0	_	8	,
MOV.L ERs, @(d:16, ERd)	L				6						$ERs32 \rightarrow @(d:16, ERd)$	-	_	\$	\$	0	-	1	C
MOV.L ERs, @(d:24, ERd)	L				10						$ERs32 \to @(d:24, ERd)$	-	—	\$	\$	0	-	1.	4
MOV.L ERs, @-ERd	L					4					$ERd32-4 \rightarrow ERd32$ $ERs32 \rightarrow @ERd$	-	—	\$	\$	0	—	1	D
MOV.L ERs, @aa:16	L						6				ERs32 → @aa:16	-	_	\$	€	0	-	1	C
MOV.L ERs, @aa:24	L						8				$ERs32 \rightarrow @aa:24$	-	-	\$	\$	0	-	1:	2
POP.W Rn	w									2	$\begin{array}{c c} 2 & @SP \rightarrow Rn16 \\ SP+2 \rightarrow SP \end{array} \qquad \begin{array}{c c} - & - & \uparrow & 0 \\ \end{array}$		-	6	;				
POP.L ERn	L									4	$@SP \rightarrow ERn32$ SP+4 $\rightarrow$ SP	—	—	\$	\$	0	—	1	0

		Addressing Mode and Instruction Length (bytes)								)								No Stat	. of es <sup>*1</sup>
	perand Size			ERn	@(d, ERn)	@-ERn/@ERn+	a	d, PC)	@aa			Condition Code						Normal	Advanced
Mnemonic	ď	XX#	Rn	0	0	0	@ aa	@(d,	0	1	Operation	I	н	Ν	z	v	С	Ž	Ad
PUSH.W Rn	W									2	$SP-2 \rightarrow SP$ Rn16 $\rightarrow @SP$	-	-	\$	\$	0	-	6	
PUSH.L ERn	L									4	$SP-4 \rightarrow SP$ ERn32 $\rightarrow @SP$	-	-	\$	\$	0	-	1	0
MOVFPE @aa:16, Rd	В						4				Cannot be used in the H8/3024 Group	Cannot be used in the H8/3024 Group							
MOVTPE Rs, @aa:16	В						4				Cannot be used in the H8/3024 Group	Cannot be used in the H8/3024 Group							

### 2. Arithmetic instructions

			Addressing Mode and Instruction Length (bytes)															No. Stat	
	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa				Con	ditio	on C	Code	9	Normal	Advanced
Mnemonic	ŏ	XX#	Rn	0	0	ġ	0	0	0		Operation	I	н	Ν	z	۷	С	ž	Ac
ADD.B #xx:8, Rd	В	2									$Rd8+#xx:8 \rightarrow Rd8$	-	\$	\$	\$	\$	\$	2	
ADD.B Rs, Rd	В		2								$Rd8+Rs8 \rightarrow Rd8$	-	\$	\$	\$	\$	\$	2	2
ADD.W #xx:16, Rd	W	4									Rd16+#xx:16 $\rightarrow$ Rd16	-	(1)	\$	\$	\$	\$	4	1
ADD.W Rs, Rd	W		2								$Rd16+Rs16 \rightarrow Rd16$	-	(1)	\$	\$	\$	\$	2	2
ADD.L #xx:32, ERd	L	6									ERd32+#xx:32 → ERd32	-	(2)	\$	\$	\$	\$	6	6
ADD.L ERs, ERd	L		2								ERd32+ERs32 → ERd32	-	(2)	\$	\$	\$	\$	2	2
ADDX.B #xx:8, Rd	в	2									$Rd8+#xx:8 + C \rightarrow Rd8$	-	\$	\$	(3)	\$	\$	2	2
ADDX.B Rs, Rd	в		2								$Rd8+Rs8 + C \rightarrow Rd8$	-	\$	\$	(3)	\$	\$	2	2
ADDS.L #1, ERd	L		2								ERd32+1 $\rightarrow$ ERd32	-	_	_	_	_	_	2	2
ADDS.L #2, ERd	L		2								$ERd32+2 \rightarrow ERd32$	-	_	—	_	_	_	2	2
ADDS.L #4, ERd	L		2								ERd32+4 $\rightarrow$ ERd32	-	-	_	_	_	_	2	2
INC.B Rd	в		2								$Rd8+1 \rightarrow Rd8$	-	-	\$	\$	\$	-	2	2
INC.W #1, Rd	w		2								$Rd16+1 \rightarrow Rd16$	-	-	\$	\$	\$	-	2	2
INC.W #2, Rd	W		2								$Rd16+2 \rightarrow Rd16$	-	-	\$	\$	\$	-	2	2

				ddre ruci		-				)								No. State	
	Operand Size	#xx	E	ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa				<u> </u>		on C		<u> </u>	Normal	Advanced
Mnemonic	-	ŧ	Rn	0	0	0	0	0	0		Operation	1	н	Ν	z	۷	С	ž	Ă
INC.L #1, ERd	L		2								$ERd32+1 \rightarrow ERd32$	-	-	\$	\$	\$	-	2	:
INC.L #2, ERd	L		2								$ERd32+2 \rightarrow ERd32$	-	-	\$	\$	\$	-	2	:
DAA Rd	В		2								Rd8 decimal adjust $\rightarrow$ Rd8	_	*	\$	\$	*	_	2	:
SUB.B Rs, Rd	В		2								$Rd8-Rs8 \rightarrow Rd8$	—	\$	$\updownarrow$	¢	↕	\$	2	2
SUB.W #xx:16, Rd	W	4									Rd16–#xx:16 $\rightarrow$ Rd16	-	(1)	\$	\$	€	\$	4	Ļ
SUB.W Rs, Rd	w		2								$Rd16-Rs16 \rightarrow Rd16$	—	(1)	\$	\$	\$	\$	2	2
SUB.L #xx:32, ERd	L	6									ERd32–#xx:32 $\rightarrow$ ERd32	—	(2)	\$	\$	\$	\$	6	;
SUB.L ERs, ERd	L		2								ERd32–ERs32 $\rightarrow$ ERd32	—	(2)	\$	\$	\$	\$	2	2
SUBX.B #xx:8, Rd	в	2									Rd8–#xx:8–C $\rightarrow$ Rd8	—	\$	\$	(3)	\$	\$	2	2
SUBX.B Rs, Rd	в		2								Rd8–Rs8–C $\rightarrow$ Rd8	_	\$	\$	(3)	\$	\$	2	2
SUBS.L #1, ERd	L		2								ERd32–1 $\rightarrow$ ERd32	_	_	_	_	_	_	2	2
SUBS.L #2, ERd	L		2								$ERd32-2 \rightarrow ERd32$	_	_	_	_	_	_	2	2
SUBS.L #4, ERd	L		2								ERd32–4 $\rightarrow$ ERd32	—	_	_	-	_	_	2	2
DEC.B Rd	В		2								$Rd8-1 \rightarrow Rd8$	_	_	\$	\$	\$	_	2	2
DEC.W #1, Rd	w		2								Rd16–1 $\rightarrow$ Rd16	—	-	\$	\$	≎	_	2	2
DEC.W #2, Rd	W		2								$Rd16-2 \rightarrow Rd16$	—	_	\$	\$	↕	—	2	!
DEC.L #1, ERd	L		2								ERd32–1 $\rightarrow$ ERd32	—	_	\$	\$	↕	—	2	?
DEC.L #2, ERd	L		2								ERd32–2 $\rightarrow$ ERd32	—	-	\$	\$	≎	—	2	?
DAS.Rd	в		2								Rd8 decimal adjust $\rightarrow$ Rd8	—	*	\$	\$	*	—	2	!
MULXU. B Rs, Rd	в		2								$Rd8 \times Rs8 \rightarrow Rd16$ (unsigned multiplication)	—	-	—	-	_	—	14	4
MULXU. W Rs, ERd	w		2								$Rd16 \times Rs16 \rightarrow ERd32$ (unsigned multiplication)	-	-	—	-	—	-	2:	2
MULXS. B Rs, Rd	в		4								$Rd8 \times Rs8 \rightarrow Rd16$ (signed multiplication)	-	-	\$	\$	_	-	1	6
MULXS. W Rs, ERd	w		4								$Rd16 \times Rs16 \rightarrow ERd32$ (signed multiplication)	-	-	\$	\$	_	—	24	4
DIVXU. B Rs, Rd	В		2								$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient) (unsigned division)			(6)	(7)	_		1.	4

		Addressing Mode and Instruction Length (bytes)								)								No. State	
Mnemonic	<b>Operand Size</b>	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	I	Operation	1	Con H	ditio	on C Z	Code	e C	Normal	Advanced
DIVXU. W Rs, ERd	W		2								$ERd32 \div Rs16 \rightarrow ERd32$ (Ed: remainder, Rd: quotient) (unsigned division)	—	_	(6)	(7)	_	-	2	2
DIVXS. B Rs, Rd	В		4								$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient) (signed division)			(8)	(7)		_	1	6
DIVXS. W Rs, ERd	W		4								ERd32 + Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	_		(8)	(7)	_	_	2	4
CMP.B #xx:8, Rd	В	2									Rd8–#xx:8	—	\$	€	€	€	\$	2	2
CMP.B Rs, Rd	В		2								Rd8–Rs8	—	\$	€	€	\$	\$	2	2
CMP.W #xx:16, Rd	W	4									Rd16–#xx:16	-	(1)	¢	€	€	€	4	1
CMP.W Rs, Rd	W		2								Rd16–Rs16	—	(1)	€	$\updownarrow$	$\updownarrow$	€	2	2
CMP.L #xx:32, ERd	L	6									ERd32–#xx:32	—	(2)	$\updownarrow$	$\updownarrow$	$\updownarrow$	\$	6	3
CMP.L ERs, ERd	L		2								ERd32–ERs32	—	(2)	€	€	\$	\$	2	2
NEG.B Rd	В		2								$0-Rd8 \rightarrow Rd8$	-	\$	\$	\$	\$	\$	2	2
NEG.W Rd	W		2								$0-Rd16 \rightarrow Rd16$	—	\$	$\updownarrow$	$\updownarrow$	$\updownarrow$	€	2	2
NEG.L ERd	L		2								$0-ERd32 \rightarrow ERd32$	-	\$	€	€	\$	\$	2	2
EXTU.W Rd	w		2								$0 \rightarrow$ ( <bits 15="" 8="" to=""> of Rd16)</bits>	-	-	0	\$	0	-	2	2
EXTU.L ERd	L		2								$0 \rightarrow$ ( <bits 16="" 31="" to=""> of ERd32)</bits>	_	-	0	\$	0	-	2	2
EXTS.W Rd	W		2								( <bit 7=""> of Rd16) <math>\rightarrow</math> (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	—	—	\$	\$	0	_	2	2
EXTS.L ERd	L		2								( <bit 15=""> of ERd32) <math>\rightarrow</math> (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_	_	\$	\$	0	_	2	2

### 3. Logic instructions

		Addressing Mode and Instruction Length (bytes)																No. State	-
	Operand Size	,		ERn	@(d, ERn)	@-ERn/@ERn+	аа	@(d, PC)	@aa		-	(	Con	ditic	on C	od	9	Normal	Advanced
Mnemonic	ð	XX#	Ł	0	0	9	@ aa	0	0	Ι	Operation	I	н	Ν	z	v	С	۶	Ad
AND.B #xx:8, Rd	В	2									$Rd8 \land \#xx:8 \rightarrow Rd8$	—	—	$\updownarrow$	$\updownarrow$	0	—	2	2
AND.B Rs, Rd	В		2								$Rd8 \land Rs8 \rightarrow Rd8$	—	—	$\Leftrightarrow$	$\updownarrow$	0	—	2	2
AND.W #xx:16, Rd	W	4									Rd16∧#xx:16 → Rd16	-	_	$\updownarrow$	$\updownarrow$	0	-	4	ł
AND.W Rs, Rd	W		2								$Rd16 \land Rs16 \rightarrow Rd16$	-	—	$\updownarrow$	$\updownarrow$	0	-	2	2
AND.L #xx:32, ERd	L	6									$ERd32{\scriptstyle\wedge} \texttt{\#xx:32} \rightarrow ERd32$	—	—	≎	€	0	-	6	;
AND.L ERs, ERd	L		4								$ERd32{\scriptstyle\wedge}ERs32\rightarrowERd32$	—	—	≎	€	0	—	4	ł
OR.B #xx:8, Rd	в	2									$Rd8 \lor #xx:8 \rightarrow Rd8$	_	_	€	€	0	—	2	2
OR.B Rs, Rd	В		2								$Rd8 \lor Rs8 \rightarrow Rd8$	-	_	€	$\updownarrow$	0	-	2	?
OR.W #xx:16, Rd	W	4									Rd16∨#xx:16 → Rd16	—	—	⇒	€	0	-	4	ł
OR.W Rs, Rd	W		2								$Rd16 \lor Rs16 \rightarrow Rd16$	—	—	≎	€	0	—	2	2
OR.L #xx:32, ERd	L	6									$ERd32 \lor \#xx:32 \rightarrow ERd32$	—	—	≎	€	0	—	6	;
OR.L ERs, ERd	L		4								$ERd32{\lor}ERs32 \rightarrow ERd32$	_	_	€	$\updownarrow$	0	—	4	ł
XOR.B #xx:8, Rd	в	2									$Rd8 \oplus \#xx: 8 \rightarrow Rd8$	_	—	€	$\updownarrow$	0	—	2	2
XOR.B Rs, Rd	в		2								Rd8⊕Rs8 → Rd8	_	—	€	€	0	—	2	2
XOR.W #xx:16, Rd	W	4									Rd16⊕#xx:16 → Rd16	_	—	€	€	0	—	4	ł
XOR.W Rs, Rd	W		2								Rd16⊕Rs16 → Rd16	_	—	$\Leftrightarrow$	$\Rightarrow$	0	_	2	2
XOR.L #xx:32, ERd	L	6									$ERd32 \oplus \#xx:32 \to ERd32$	_	—	$\updownarrow$	$\updownarrow$	0	—	6	;
XOR.L ERs, ERd	L		4								$ERd32 {\oplus} ERs32 {\rightarrow} ERd32$	—	—	€	$\updownarrow$	0	-	4	ł
NOT.B Rd	в		2								$\neg Rd8 \rightarrow Rd8$	_	—	€	$\updownarrow$	0	-	2	?
NOT.W Rd	w		2								$\neg Rd16 \rightarrow Rd16$	-	-	€	$\updownarrow$	0	-	2	?
NOT.L ERd	L		2								$\neg Rd32 \rightarrow Rd32$	—	—	$\updownarrow$	$\updownarrow$	0	—	2	2

### 4. Shift instructions

						-		le ai i (by		)								No. State	
	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa				Con	ditio	on C	Code	9	Normal	Advanced
Mnemonic	ŏ	XX#	R	0	0	0	0	0	0		Operation	I	н	Ν	z	۷	С	ž	¥
SHAL.B Rd	В		2									_	-	↕	↕	↕	\$	2	!
SHAL.W Rd	W		2									_	-	\$	€	↕	\$	2	?
SHAL.L ERd	L		2								MSB LSB	-	-	\$	\$	\$	\$	2	?
SHAR.B Rd	В		2									_	-	$\updownarrow$	€	0	\$	2	?
SHAR.W Rd	W		2									-	-	$\updownarrow$	€	0	\$	2	2
SHAR.L ERd	L		2								MSB LSB	—	_	$\updownarrow$	$\updownarrow$	0	\$	2	2
SHLL.B Rd	В		2									-	-	$\updownarrow$	€	0	\$	2	2
SHLL.W Rd	W		2									-	-	$\updownarrow$	€	0	\$	2	2
SHLL.L ERd	L		2								MSB LSB	-	-	€	€	0	\$	2	2
SHLR.B Rd	В		2									-	-	↕	≎	0	\$	2	2
SHLR.W Rd	w		2									—	_	\$	€	0	\$	2	2
SHLR.L ERd	L		2								MSB LSB	-	-	$\updownarrow$	€	0	\$	2	2
ROTXL.B Rd	В		2									-	_	\$	\$	0	\$	2	2
ROTXL.W Rd	W		2									—	-	\$	\$	0	\$	2	2
ROTXL.L ERd	L		2								MSB - LSB	—	_	\$	\$	0	\$	2	2
ROTXR.B Rd	в		2									-	_	\$	\$	0	\$	2	2
ROTXR.W Rd	W		2									—	_	$\updownarrow$	€	0	\$	2	2
ROTXR.L ERd	L		2								MSB → LSB	—	-	\$	\$	0	\$	2	2
ROTL.B Rd	в		2									-	-	\$	\$	0	\$	2	2
ROTL.W Rd	w		2									-	-	↕	\$	0	\$	2	2
ROTL.L ERd	L		2								MSB - LSB	—	-	$\updownarrow$	\$	0	\$	2	2
ROTR.B Rd	в		2									-	-	\$	\$	0	\$	2	2
ROTR.W Rd	w		2									-	-	\$	\$	0	\$	2	2
ROTR.L ERd	L		2								MSB	—	-	\$	\$	0	\$	2	2

### 5. Bit manipulation instructions

						ng I Ler				)								No. State	
Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @aa		Operation	(	Con	ditio	on C	Code	e	Normal	Advanced
BSET #xx:3, Rd	В	-	2	-	-	-	-	-	-		(#xx:3 of Rd8) $\leftarrow$ 1	<u> </u>		_	_	-	-	2	_
BSET #xx:3, @ERd	В		-	4							(#xx:3 of @ERd) ← 1	_	_	_	_		_	8	
BSET #xx:3, @aa:8	В			-			4				(#xx:3 of @aa:8) ← 1	_	_	_	_	_	_	8	
BSET Rn, Rd	В		2				-				(Rn8 of Rd8) ← 1	_	_	_		_	_	2	
BSET Rn, @ERd	В			4							(Rn8 of @ERd) ← 1	_	_	_	_	_	_	8	
BSET Rn, @aa:8	В						4				(Rn8 of @aa:8) ← 1	_	_	_	_	_	_	8	
BCLR #xx:3, Rd	в		2								(#xx:3 of Rd8) ← 0	_	_	_	_	_	_	2	,
BCLR #xx:3, @ERd	В			4							(#xx:3 of @ERd) ← 0	_	_	_	_	_	_	8	
BCLR #xx:3, @aa:8	в						4				(#xx:3 of @aa:8) ← 0	_	_	_	_	_	_	8	
BCLR Rn, Rd	В		2								(Rn8 of Rd8) ← 0	_	_	_	_	_	_	2	
BCLR Rn, @ERd	в			4							(Rn8 of @ERd) $\leftarrow 0$	_	_	_	_	_	_	8	
BCLR Rn, @aa:8	в						4				(Rn8 of @aa:8) ← 0	_	_	_	_	_	-	8	;
BNOT #xx:3, Rd	в		2								(#xx:3 of Rd8) ← ¬(#xx:3 of Rd8)	-	-	—	—	-	-	2	
BNOT #xx:3, @ERd	в			4							(#xx:3 of @ERd) ← ¬(#xx:3 of @ERd)	-	_	—	—	—	-	8	
BNOT #xx:3, @aa:8	в						4				(#xx:3 of @aa:8) ← ¬(#xx:3 of @aa:8)	-	—	—	—	—	-	8	
BNOT Rn, Rd	в		2								(Rn8 of Rd8) ← ¬(Rn8 of Rd8)	-	—	—	—	—	—	2	
BNOT Rn, @ERd	в			4							(Rn8 of @ERd) ← ¬(Rn8 of @ERd)	-	—	—	—	—	-	8	1
BNOT Rn, @aa:8	В						4				(Rn8 of @aa:8) ← ¬(Rn8 of @aa:8)	-	_	—	—	-	-	8	
BTST #xx:3, Rd	в		2								¬(#xx:3 of Rd8) → Z	-	_	-	\$	-	-	2	
BTST #xx:3, @ERd	в			4							¬(#xx:3 of @ERd) $\rightarrow$ Z	-	_	-	\$	-	-	6	;
BTST #xx:3, @aa:8	в						4				¬(#xx:3 of @aa:8) → Z	-	_	-	\$	-	-	6	i
BTST Rn, Rd	в		2								¬(Rn8 of @Rd8) → Z	—	_	—	\$	-	—	2	
BTST Rn, @ERd	в			4							¬(Rn8 of @ERd) → Z	—	_	—	\$	—	—	6	i
BTST Rn, @aa:8	в						4				¬(Rn8 of @aa:8) → Z	_	_	—	↕	-	-	6	i
BLD #xx:3, Rd	В		2								(#xx:3 of Rd8) $\rightarrow$ C	_	_	_	_	_	\$	2	



						ng I Ler				)								No Stat	
Mnemonic	<b>Operand Size</b>	xx#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	I	Operation		Con H	ditio	on (	Code	e C	Normal	Advanced
BLD #xx:3, @ERd	В			4							(#xx:3 of @ERd) $\rightarrow$ C	_	_	_	_	_	\$	6	5
BLD #xx:3, @aa:8	в						4				(#xx:3 of @aa:8) → C	-	_	_	_	_	\$	6	6
BILD #xx:3, Rd	в		2								$\neg$ (#xx:3 of Rd8) $\rightarrow$ C	_	_	_	_	_	\$	2	2
BILD #xx:3, @ERd	в			4							$\neg$ (#xx:3 of @ERd) $\rightarrow$ C	_	_	_	_	_	\$	6	6
BILD #xx:3, @aa:8	в						4				$\neg$ (#xx:3 of @aa:8) $\rightarrow$ C	-	_	_	_	_	\$	6	3
BST #xx:3, Rd	в		2								$C \rightarrow (\#xx:3 \text{ of } Rd8)$	-	_	-	-	-	_	2	2
BST #xx:3, @ERd	в			4							$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	-	_	_	_	_	_	8	3
BST #xx:3, @aa:8	в						4				$C \rightarrow (\#xx:3 \text{ of } @aa:8)$	_	_	_	_	_	_	8	3
BIST #xx:3, Rd	В		2								$\neg C \rightarrow (\#xx:3 \text{ of } Rd8)$	-	-	_	_	_	_	2	2
BIST #xx:3, @ERd	в			4							$\neg C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—	_	_	8	3
BIST #xx:3, @aa:8	в						4				$\neg C \rightarrow (\#xx:3 \text{ of } @aa:8)$	_	_	_	_	_	_	8	3
BAND #xx:3, Rd	В		2								$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	-	-	_	_	_	€	2	2
BAND #xx:3, @ERd	в			4							C∧(#xx:3 of @ERd24) → C	—	_	_	_	_	\$	6	6
BAND #xx:3, @aa:8	в						4				C∧(#xx:3 of @aa:8) → C	-	_	_	_	_	\$	6	6
BIAND #xx:3, Rd	в		2								$C \land \neg$ (#xx:3 of Rd8) $\rightarrow C$	—	—	_	_	_	\$	2	2
BIAND #xx:3, @ERd	в			4							$C \land \neg$ (#xx:3 of @ERd24) $\rightarrow C$	-	_	-	_	_	\$	6	6
BIAND #xx:3, @aa:8	в						4				C∧ ¬ (#xx:3 of @aa:8) → C	-	_	_	_	_	\$	6	6
BOR #xx:3, Rd	в		2								$C \lor (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	_	—	\$	2	2
BOR #xx:3, @ERd	в			4							$C \lor (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	_	_	\$	6	6
BOR #xx:3, @aa:8	в						4				C∨(#xx:3 of @aa:8) → C	_	_	_	_	_	\$	6	6
BIOR #xx:3, Rd	в		2								$C \lor \neg$ (#xx:3 of Rd8) $\rightarrow C$	-	_	_	_	_	\$	2	2
BIOR #xx:3, @ERd	в			4							$C \lor \neg$ (#xx:3 of @ERd24) $\rightarrow C$	-	—	_	_	_	\$	6	6
BIOR #xx:3, @aa:8	в						4				$C \lor \neg$ (#xx:3 of @aa:8) $\rightarrow C$	-	-	_	_	_	\$	6	6
BXOR #xx:3, Rd	в		2								$C {\oplus} (\#xx:3 \text{ of } Rd8) \to C$	_	_	_	_	_	\$	2	2
BXOR #xx:3, @ERd	в			4							C⊕(#xx:3 of @ERd24) → C	—	—	—	_	—	\$	6	6
BXOR #xx:3, @aa:8	в						4				C⊕(#xx:3 of @aa:8) → C	-	_	_	_	_	\$	6	6
BIXOR #xx:3, Rd	в		2								$C \oplus \neg (\#xx:3 \text{ of } Rd8) \rightarrow C$	-	-	_	_	_	\$	2	2
BIXOR #xx:3, @ERd	в			4							C⊕ ¬ (#xx:3 of @ERd24) → C	_	_	_	_	_	\$	6	6
BIXOR #xx:3, @aa:8	в						4				C⊕ ¬ (#xx:3 of @aa:8) → C	-	-	-	-	_	\$	6	6

### 6. Branching instructions

						ng I Ler				)									No. Stat	
	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa			Branch			ditio		1	-	Normal	Advanced
Mnemonic	0	#	2	0	0	0	0		0		Operation	Condition		н	Ν	z	v	С		
BRA d:8 (BT d:8)	_							2		-	If condition is true then	Always	-	-	-	-	-	-	4	
BRA d:16 (BT d:16)	_							4			PC ←		-	-	-	-	-	-	6	
BRN d:8 (BF d:8)	-							2			PC+d else	Never	-	-	-	-	-	-	4	
BRN d:16 (BF d:16)	-							4			next;		-	-	-	-	-	-	6	
BHI d:8	-							2			-	$C \lor Z = 0$	_	-	_	_	-	-	4	
BHI d:16	-							4			-		-	-	-	-	-	-	6	;
BLS d:8	-							2			-	C ∨ Z = 1	_	-	-	-	-	-	4	ł
BLS d:16	_							4			-		-	-	-	-	-	-	6	\$
BCC d:8 (BHS d:8)	-							2				C = 0	_	_	_	_	-	-	4	۶.
BCC d:16 (BHS d:16)	_							4					-	_	—	—	-	-	6	;
BCS d:8 (BLO d:8)	—							2				C = 1	_	—	—	—	—	-	4	ł
BCS d:16 (BLO d:16)	-							4					-	-	-	-	-	-	6	;
BNE d:8	—							2				Z = 0	-	-	—	—	—	-	4	ł
BNE d:16	_							4			1		_	—	—	—	—	—	6	;
BEQ d:8	_							2			1	Z = 1	_	_	_	_	_	_	4	ţ
BEQ d:16	_							4			1		_	_	—	—	_	—	6	;
BVC d:8	_							2			1	V = 0	-	_	_	_	_	_	4	Ļ
BVC d:16	_							4					-	—	_	—	_	_	6	;
BVS d:8	_							2				V = 1	_	_	_	_	_	_	4	+
BVS d:16	_							4					-	_	_	_	_	_	6	;
BPL d:8	_							2				N = 0	_	_	_	_	_	_	4	Ļ
BPL d:16	_							4					-	—	_	—	_	-	6	;
BMI d:8	_							2				N = 1	_	_	_	_	_	_	4	+
BMI d:16	_							4					-	_	_	_	_	_	6	;
BGE d:8	_							2			1	N⊕V = 0	_	_	_	_	_	_	4	+
BGE d:16	_							4			1		=	—	-	-	_	_	6	;
BLT d:8	_							2			1	N⊕V = 1	-	_	-	_	_	_	4	+
BLT d:16	_							4			1		-	_	-	-	_	_	6	;
BGT d:8	_							2			1	Z ∨ (N⊕V)	_	_	-	-	_	_	4	+
BGT d:16	_							4			1	= 0	-	-	_	_	_	_	6	; ;
				L	L											I	1	1		



					essi tion	•				)									No Stat	. of es <sup>*1</sup>
	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa			Branch		Con	ditio	on C	Code	9	Normal	Advanced
Mnemonic	õ	XX#	R	0	0	ġ	0	0	0		Operation	Condition	I	н	Ν	z	۷	С	ž	Ă
BLE d:8	-							2			If condition	Z ∨ (N⊕V) = 1	_	-	_	_	-	—	4	4
BLE d:16	_							4			is true then PC $\leftarrow$ PC+d else next;		_	_					6	3
JMP @ERn	-			2							$PC \gets ERn$		-	—	—	_	_	—	4	4
JMP @aa:24	-						4				PC ← aa:24	ŀ	-	_	_	_	_	—	6	6
JMP @@aa:8	-								2		PC ← @aa:	8	—	_	_	_	_	_	8	10
BSR d:8	-							2			$PC \rightarrow @-SI$ $PC \leftarrow PC+d$		_	_	_	_	_	_	6	8
BSR d:16	-							4			$PC \rightarrow @-SI$ $PC \leftarrow PC+d$		—	—	-	-	_	_	8	10
JSR @ERn	-			2							$PC \rightarrow @-SI$ $PC \leftarrow @ER$		—	-	-	-	-	_	6	8
JSR @aa:24	-						4				$PC \rightarrow @-SI$ $PC \leftarrow @aa:$		-	_	-	_	_	_	8	10
JSR @@aa:8	-								2		$PC \rightarrow @-SI$ $PC \leftarrow @aa:$		-	-	-	-	_	_	8	12
RTS	—									2	$PC \leftarrow @SP$	+	—	—	—	—	—		8	10

### 7. System control instructions

					essi tion	-				)								No Stat	
	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa					ditio				Normal	Advanced
Mnemonic	0	ŧ	Ř	0	0	0	0	0	0		Operation	1	н	Ν	z	V	С	_	
TRAPA #x:2	-									2	$PC \rightarrow @-SP$ $CCR \rightarrow @-SP$ $ \rightarrow PC$	1	-	-	_	-	-	14	16
RTE	-										$CCR \leftarrow @SP+$ $PC \leftarrow @SP+$	\$	\$	\$	\$	\$	\$	1	0
SLEEP	-										Transition to powerdown state	_	_	—	—	_	-	2	2
LDC #xx:8, CCR	В	2									#xx:8 → CCR	\$	\$	$\updownarrow$	$\updownarrow$	$\updownarrow$	\$	2	2
LDC Rs, CCR	В		2								$Rs8 \rightarrow CCR$	\$	\$	↕	$\updownarrow$	↕	\$	2	2
LDC @ERs, CCR	w			4							$@ERs \rightarrow CCR$	\$	\$	$\updownarrow$	$\updownarrow$	$\updownarrow$	\$	6	5
LDC @(d:16, ERs), CCR	w				6						@(d:16, ERs) → CCR	\$	\$	\$	\$	\$	\$	8	3
LDC @(d:24, ERs), CCR	w				10						@(d:24, ERs) → CCR	\$	\$	\$	\$	\$	\$	1	2
LDC @ERs+, CCR	w					4					@ERs → CCR ERs32+2 → ERs32	\$	\$	\$	\$	\$	\$	8	*
LDC @aa:16, CCR	W						6				@aa:16 $\rightarrow$ CCR	\$	\$	\$	↕	\$	\$	8	3
LDC @aa:24, CCR	W						8				@aa:24 $\rightarrow$ CCR	\$	\$	\$	\$	\$	\$	1	0
STC CCR, Rd	В		2								$CCR \rightarrow Rd8$	—	—	—	—	—	—	2	2
STC CCR, @ERd	W			4							$CCR \rightarrow @ERd$	—	—	—	—	—	—	6	;
STC CCR, @(d:16, ERd)	w				6						$CCR \rightarrow @(d:16, ERd)$	_	-	—	—	—	-	8	3
STC CCR, @(d:24, ERd)	w				10						$CCR \rightarrow @(d:24, ERd)$	_	—	—	—	—	-	1	2
STC CCR, @-ERd	w					4					$ERd32-2 \rightarrow ERd32$ $CCR \rightarrow @ERd$	_	—	—	—	—	-	8	3
STC CCR, @aa:16	W						6				$CCR \rightarrow @aa:16$	_	-	-	_	-	-	8	3
STC CCR, @aa:24	W						8				$CCR \rightarrow @aa:24$	—	—	—	—	_	—	1	0
ANDC #xx:8, CCR	В	2									$CCR \land \#xx:8 \rightarrow CCR$	\$	\$	\$	\$	\$	\$	2	2
ORC #xx:8, CCR	В	2									$CCR \lor \#xx:8 \rightarrow CCR$	\$	\$	\$	\$	\$	\$	2	2
XORC #xx:8, CCR	в	2									$CCR \oplus \#xx:8 \rightarrow CCR$	\$	\$	\$	\$	\$	\$	2	2
NOP	_									2	$PC \gets PC+2$	_	_	_	_	_	_	2	?

#### 8. Block transfer instructions

						ng I Ler				)									. of es <sup>*1</sup>
	Operand Size	×	-	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa			(	Con	diti	on (	Code	Ð	Normal	Advanced
Mnemonic	ō	XX#	R	0	8	8	8	8	0	Ι	Operation	Ι	н	Ν	z	۷	С	ž	Ă
EEPMOV. B										4	$\begin{array}{c} \text{if } R4L \neq 0 \\ \text{repeat}  @R5 \rightarrow @R6 \\  R5+1 \rightarrow R5 \\  R6+1 \rightarrow R6 \\  R4L-1 \rightarrow R4L \\ \text{until}  R4L=0 \\ \text{else next;} \end{array}$	_							In*2
EEPMOV. W	_									4									

- Notes: 1. The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory. For other cases see section A.3, Number of States Required for Execution.
  - 2. n is the value set in register R4L or R4.
  - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
  - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
  - (3) Retains its previous value when the result is zero; otherwise cleared to 0.
  - (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
  - (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
  - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
  - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
  - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

### Renesas

## A.2 Operation Code Maps

### Table A.2Operation Code Map (1)

		A.2	A.2														
	ш	Table A.2 (2)	Table A.2 (2)			BLE											
	ш	ADDX	SUBX			BGT	JSR		Table A.2 (3)								
	٥	>	۵.			BLT			Table (3								
8H is 0. 8H is 1.	υ	MOV	CMP			BGE	BSR	~									
bit of E bit of E	۵	able A.2 (2)	able A.2 (2)			BMI		MOV	EPMOV								
ificant ificant	۲	Table A.2 Table A.2 (2)	Table A.2 Table A.2 (2) (2)			BPL	JMP		able A.2 E								
ost sign ost sign	0	Ĕ				BVS			Table A.2 Table A.2 EEPMOV (2) (2)								
vhen mo vhen mo	ω	ADD	SUB			BVC	Table A.2 (2)		MOV Ta								
<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	2	LDC	Table A.2 (2)		MOV.B	BNQ	PA	BST BIST	BLD	ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
Instru Instru		Ŋ			~	ш			∖ 뒤								
	9	ANDC	AND.B			BNE	RTE	AND									
	5	XORC	XOR.B			BCS	BSR	XOR	BXOR BIXOR								
byte BL	4	ORC	OR.B			BCC	RTS	QR	BOR BIOR								
2nd byte BH BL	e	LDC	Table A.2 (2)			BLS	DIVXU		BISI								
1st byte AH AL	2	STC	Table A.2 Table A.2 (2) (2)			BHI	MULXU		BCLR								
	-	Table A.2 (2)	Table A.2 <sup>-</sup> (2)			BRN	DIVXU		BNOT								
on code	0	don	Table A.2 Table A.2 (2) (2)			BRA	MULXU		BSET								
Instruction code:	AHAL	0	-	2	ю	4	2	9	7	8	6	A	В	U	D	ш	Ŀ

Rev. 2.00 Sep 20, 2005 page 654 of 800 REJ09B0260-0200

RENESAS

ш	Table A.2 (3)		NC						EXTS		DEC		BLE		
	Tab (		=						Ê				-		
ш	01												BGT		
۵	Table A.2 (3)		INC						EXTS		DEC		BLT		
U	Table A.2 Table A.2 (3) (3)	ADD		MOV						SUB		CMP	BGE		
œ		AL		W	SHAL	SHAR	ROTL	ROTR	NEG	ธ		Ö	BMI		
×													BPL		
თ			ADDS		SHAL	SHAR	ROTL	ROTR	NEG		SUBS		BVS		
8	SLEEP		AD		<u>ъ</u>	Ϋ́	- SR	RC	Z		ns		BVC		
2			NC						ЕХТИ		DEC		BEQ		
9													BNE	AND	AND
S			INC						ЕХТИ		DEC		BCS	XOR	XOR
4	LDC/STC												BCC	OR	OR
e					SHLL	SHLR	ROTXL	ROTXR	NOT				BLS	SUB	SUB
2													IHB	CMP	CMP
-					SHLL	SHLR	LXL	ROTXR	ц.				BRN	ADD	ADD
0	MOV	INC	ADDS	DAA	HS	HS	ROTXL	RO1	NOT	DEC	SUBS	DAS	BRA	MOV	MOV
AH AL	01	¥0	OB	OF	10	11	12	13	17	1A	1B	1F	58	62	7A

Rev. 2.00 Sep 20, 2005 page 655 of 800 REJ09B0260-0200

1 st byte AH Instruction code:

2nd byte BL BH AL

### Table A.2Operation Code Map (3)

s 0. s 1.	ш	STC												
i Ho i Ho		EDC.												
it of I it of I	ш													
ficant b ficant b	۵	LDC												
st signi st signi	U													
hen mo hen mo	۵	LDC												
ction w ction w	A													
<ul> <li>Instruction when most significant bit of DH is 0.</li> <li>Instruction when most significant bit of DH is 1.</li> </ul>	თ	LDC STC												
	ω													
<b>L</b>	7						BLD	BST BIST			BLD BLD	BST BIST		
4th byte DH DL	Q				AND		BAND BIAND				BAND BIAND			
3rd byte CH CL	S				XOR		BXOR BIXOR				BXOR BIXOR			
	4				OR		BOR BIOR				BOR BIOR			
2nd byte BH BL	r			DIVXS		BTST	BTST			BTST	BTST			
byte AL	7		WULXS					BCLR	BCLR			BCLR	BCLR	ttion field. ess field.
	-			DIVIXS				BNOT	BNOT			BNOT	BNOT	ter designe solute addr
on code	0		MULXS					BSET	BSET			BSET	BSET	is the regis a is the abs
Instruction code:	AH ALBH BLCH	01406	01C05	01D05	01F06	7Cr06 <sup>*1</sup>	7Cr07 <sup>*1</sup>	7Dr06 <sup>*1</sup>	7Dr07 <sup>*1</sup>	7Eaa6 <sup>*2</sup>	7Eaa7 <sup>*2</sup>	7Faa6 <sup>*2</sup>	7Faa7 <sup>*2</sup>	Notes: 1. r is the register designation field. 2. aa is the absolute address field.

Rev. 2.00 Sep 20, 2005 page 656 of 800 REJ09B0260-0200

### A.3 Number of States Required for Execution

The tables in this section can be used to calculate the number of states required for instruction execution by the H8/300H CPU. Table A.4 indicates the number of instruction fetch, data read/write, and other cycles occurring in each instruction. Table A.3 indicates the number of states required per cycle according to the bus size. The number of states required for execution of an instruction can be calculated from these two tables as follows:

Number of states =  $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$ 

#### **Examples of Calculation of Number of States Required for Execution**

**Examples:** Advanced mode, stack located in external address space, on-chip supporting modules accessed with 8-bit bus width, external devices accessed in three states with one wait state and 16-bit bus width.

#### BSET #0, @FFFFC7:8

From table A.4, I = L = 2 and J = K = M = N = 0From table A.3,  $S_I = 4$  and  $S_L = 3$ Number of states  $= 2 \times 4 + 2 \times 3 = 14$ 

JSR @@30

From table A.4, I = J = K = 2 and L = M = N = 0From table A.3,  $S_I = S_J = S_K = 4$ Number of states  $= 2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

### Renesas

### Table A.3Number of States per Cycle

				Acce	ss Condit	ions		
			On-Chi	p Sup-		Externa	l Device	
Cycle		On-Chip	porting	Module	8-Bit	Bus	16-Bi	t Bus
		Memory	8-Bit Bus	16-Bit Bus	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch	SI	2	6	3	4	6 + 2m	2	3 + m
Branch address read	$S_{\rm J}$							
Stack operation	Sκ							
Byte data access	$S_{\text{L}}$		3		2	3 + m		
Word data access	$S_M$		6		4	6 + 2m		
Internal operation	$S_{\text{N}}$		J		1	1	1	1

Legend:

m: Number of wait states inserted into external device access



Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W #xx:16, Rd	2					
	ADD.W Rs, Rd	1					
	ADD.L #xx:32, ERd	3					
	ADD.L ERs, ERd	1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd	1					
	ADDX Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
	AND.W #xx:16, Rd	2					
	AND.W Rs, Rd	1					
	AND.L #xx:32, ERd	3					
	AND.L ERs, ERd	2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @ERd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					

 Table A.4
 Number of Cycles per Instruction

#### Appendix A Instruction Set

BCc         BRA d:16 (BT d:16)         2         2           BRI d:16 (BF d:16)         2         2           BHI d:16         2         2           BLS d:16         2         2           BCC d:16 (BLS d:16)         2         2           BCC d:16 (BLO d:16)         2         2           BCC d:16 (BLO d:16)         2         2           BCC d:16         2         2           BCC d:16         2         2           BCV d:16         2         2           BVS d:16         2         2           BCC d:16         2         2           BCG d:16         2         2           BCT d:16         2         2           BCT d:16         2         2           BCT d:16         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, RC 1         2         2           BCLR Rn, @ERd         2         2           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1 <tr< th=""><th>Instruction</th><th>Mnemonic</th><th>Instruction Fetch I</th><th>Branch Addr. Read J</th><th>Stack Operation K</th><th>•</th><th>Word Data Access M</th><th>Internal Operation N</th></tr<>	Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
BHI d:16         2         2           BLS d:16         2         2           BCC d:16 (BHS d:16)         2         2           BC d:16 (BLO d:16)         2         2           BV d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BCLR #xx:3, @a Rd         1         2           BCLR #xx:3, @a as8         2         2           BCLR #xx:3, @a as8         2         2           BCLR R, @a as8         2         2           BCLR R, @a as8         2         1           BLD         BIAD #xx:3, @a as8         2         1           BIAD #xx:3, @a as8         2         1         1           BILD         BILD #xx:3, @a as8         2         1           BIAND #xx:3, @a as8         2         1         1           BILD         BILD #xx:3, @a as8         2         1	Bcc	BRA d:16 (BT d:16)	2					2
BLS d: 16         2         2           BCC d: 16 (BLS d: 16)         2         2           BCC d: 16 (BLO d: 16)         2         2           BR d: 16         2         2           BE d: 16         2         2           BC d: 16         2         2           BC d: 16         2         2           BVC d: 16         2         2           BV d: 16         2         2           BC d: 16         2         2           BCL # txx: 3, @ERd         2         2           BCLR #xx: 3, @ERd         2         2           BCLR #xx: 3, @eas8         2         2           BCLR Rn, @eas8         2         2           BLD #xx: 3, @aas8         2         1           BLD #x		BRN d:16 (BF d:16)	2					2
BCC d:16 (BHS d:16)         2         2           BCS d:16 (BLO d:16)         2         2           BNE d:16         2         2           BVE d:16         2         2           BVC d:16         2         2           BVC d:16         2         2           BVS d:16         2         2           BVS d:16         2         2           BVL d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BCL #xx:3, Rd         1         2           BCLR #xx:3, @aa:8         2         2           BCLR m, Q aa:8         2         2           BCLR Rn, Rd         1         2           BCLR Rn, @aa:8         2         2           BIAND #xx:3, Q aa:8         2         1           BIAND #xx:3, Q aa:8         2         1           BILD #xx:3, Q aa:8         2         1           BILD #xx:3, Q aa:8         2         1           BIOR #xx:8, Q BERd         2         1           BIOR #xx:3, Q ERd         2         1           BIOR #xx:3, Q ERd         2         1		BHI d:16	2					2
BCS d:16 (BLO d:16)         2         2           BNE d:16         2         2           BEQ d:16         2         2           BVC d:16         2         2           BVS d:16         2         2           BVS d:16         2         2           BVI d:16         2         2           BKI d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, Rd         1           BCLR #xx:3, @ea:8         2         2           BCLR m, Rd         1         2           BCLR m, Rd         2         2           BCLR m, @ea:8         2         2           BIAND #xx:3, @ea:8         2         1           BIAND #xx:3, @eard         1         2           BIAND #xx:3, @eard         1         2           BILD #xx:3, @eard         2         1           BILD #xx:3, @eard         1         2           BIAND #xx:3, @eard         1         2           BILD #xx:3, @eard         1         2           BID #xx:3, @eard         2         1           B		BLS d:16	2					2
BNE d:16         2         2           BEQ d:16         2         2           BVC d:16         2         2           BVS d:16         2         2           BVI d:16         2         2           BGE d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BCLR #xx:3, 0ERd         2         2           BCLR Rn, Rd         1         1           BCLR Rn, @ea:8         2         2           BIAND #xx:3, 0ERd         2         2           BIAND #xx:3, @ea:8         2         1           BILD #xx:3, @ea:8         2         1           BID #xx:3, @ea:8         2         1           BID #xx:3, @ea:8         2         1		BCC d:16 (BHS d:16)	2					2
BEQ d:16         2         2           BVC d:16         2         2           BVS d:16         2         2           BVL d:16         2         2           BRI d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BGT d:16         2         2           BCL #xx:3, @ERd         2         2           BCL #xx:3, @earas         2         2           BCL #xx:3, @earas         2         2           BCLR #xx:3, @earas         2         2           BCL #xx:3, @earas         2         2           BCL R fn, @earas         2         2           BCL R Rn, @earas         2         2           BLAD #xx:3, @earas         2         1           BIAND #xx:3, @earas         2         1           BILD #xx:3, @earas         2         1           BILD #xx:3, @earas         2         1           BIOR #xx:8, @earas         2         1           BIN #xx:3, @earas         2         1           BIN #xx:3, @earas         2         1           BIN #xx:3, @earas         2         2 <td></td> <td>BCS d:16 (BLO d:16)</td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>2</td>		BCS d:16 (BLO d:16)	2					2
BVC d:16         2         2           BVS d:16         2         2           BPL d:16         2         2           BFL d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, @ERd         2           BCLR         BCLR #xx:3, @ERd         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BIAND #xx:3, @ERd         1         3           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         1         3           BILD #xx:3, @ERd         2         1           BICR #xx:8, @ERd         2         1           BIOR #xx:8, @ERd         2         1           BIOR #xx:8, @ERd         2         1           BIST #xx:3, @ERd         2         2           BIXOR #xx:3, @ERd         2         2		BNE d:16	2					2
BVS d:16         2         2           BPL d:16         2         2           BMI d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, @ERd         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, Rd         1         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ea:8         2         2           BIAND #xx:3, @ERd         1         3           BIAD #xx:3, @ea:8         2         1           BIAD #xx:3, @ea:8         2         1           BID #xx:3, @ea:8         2         1           BIOR #xx:8, @ea:8         2         2           BIXOR #xx:8, @ea:8         2         2		BEQ d:16	2					2
BPL d:16         2         2           BMI d:16         2         2           BGE d:16         2         2           BCT d:16         2         2           BCT d:16         2         2           BCL #xx:3, @ERd         2         2           BCLR         BCLR #xx:3, @ERd         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, Rd         1         3           BCLR Rn, @ea:8         2         2           BIAND         #xx:3, @ERd         2           BIAND #xx:3, @eRd         1         3           BILD #xx:3, @eRd         2         1           BILD #xx:3, @ea:8         2         1           BIOR         BIOR #xx:8, Rd         1           BIOR #xx:8, @ea:8         2         1           BINT         BIST #xx:3, @ea:8         2         1           BIOR #xx:8, @ea:8         2         2         2           BIXOR #xx:3, @ea:8         2         2         2 <td< td=""><td></td><td>BVC d:16</td><td>2</td><td></td><td></td><td></td><td></td><td>2</td></td<>		BVC d:16	2					2
BMI d:16         2         2           BGE d:16         2         2           BGT d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, Rd         1           BCLR         BCLR #xx:3, @ERd         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rx, Rd         1         2           BCLR Rn, Rd         1         2           BCLR Rn, @erAd         2         2           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @erAd         1         2           BILD #xx:3, @erAd         2         1           BILD #xx:3, @erAd         2         1           BIOR         BIOR #xx:8, Rd         1           BIOR #xx:8, @erAd         2         1           BIOR #xx:8, @erAd         2         2           BIST #xx:3, @erAd         2         2           BIXOR #xx:3, @erAd         2         2 </td <td></td> <td>BVS d:16</td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td>2</td>		BVS d:16	2					2
BGE d:16         2         2           BLT d:16         2         2           BGT d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, @ERd         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BLD Rn, @aa:8         2         2           BIAND #xx:3, @ERd         1         1           BIAND #xx:3, @ERd         1         1           BILD #xx:3, @ERd         1         1           BILD #xx:3, @ERd         1         1           BICM         BIOR #xx:8, Rd         1           BIOR #xx:8, @ERd         2         1           BIOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         1           BIXOR #xx:3, @ea:8         2         <		BPL d:16	2					2
BLT d:16         2         2           BGT d:16         2         2           BCLR         BCLR #xx:3, Rd         1           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, Rd         1         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BIAND         BIAND #xx:3, Rd         1           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1           BILD #xx:3, @aa:8         2         1           BILD #xx:3, @ERd         2         1           BICR BIOR #xx:8, Rd         1         1           BIOR BIOR #xx:8, @eERd         2         1           BIST #xx:3, @ea:8         2         2           BIXOR #xx:3, @eERd         2         2           BIXOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         1           BIXOR #xx:3, @ea:8         2         1           BIXOR #xx:3, @eaa:8		BMI d:16	2					2
BGT d:16         2         2           BLE d:16         2         2           BCLR         BCLR #xx:3, Rd         1           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @eRd         2         2           BCLR Rn, Rd         1         2           BCLR Rn, @ERd         2         2           BLAND #xx:3, Rd         1         1           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1           BILD #xx:3, @ea:8         2         1           BILD #xx:3, @ea:8         2         1           BIOR         BIOR #xx:8, Rd         1           BIOR #xx:8, @ea:8         2         1           BIST         BIST #xx:3, @eRd         2           BIXOR #xx:3, @aa:8         2         2           BIXOR #xx:3, @aa:8         2         1           BIXOR #xx:3, @aa:8         2         1           BIXOR #xx:3, @aa:8         2         1           BIXOR #xx:3, @aa:8         2		BGE d:16	2					2
BLE d:16         2         2           BCLR         BCLR #xx:3, Rd         1         2           BCLR         BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ERd         2         2           BCLR Rn, Rd         1         3           BCLR Rn, @ERd         2         2           BCLR Rn, @ERd         2         2           BIAND         BIAND #xx:3, Rd         1           BIAND #xx:3, @ERd         2         1           BIAND #xx:3, @ERd         2         1           BILD         BILD #xx:3, @ea:8         2         1           BILD #xx:3, @ea:8         2         1           BIOR #xx:8, @ERd         2         1           BIOR #xx:8, @ERd         2         1           BIOR #xx:8, @ea:8         2         1           BIST #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         2           BIXOR #xx:3, @ea:8         2         1           BIXOR #xx:3, @ea:8         2         1           BIXOR #xx:3, @ea:8         2		BLT d:16	2					2
BCLR         BCLR #xx:3, Rd         1           BCLR #xx:3, @ERd         2         2           BCLR #xx:3, @ea:8         2         2           BCLR Rn, Rd         1         3           BCLR Rn, @ERd         2         2           BCLR Rn, @ea:8         2         2           BCLR Rn, @ea:8         2         2           BCLR Rn, @ea:8         2         2           BIAND #xx:3, Rd         1         1           BIAND #xx:3, @eRd         2         1           BILD         BILD #xx:3, @ERd         2         1           BILD #xx:3, @eRd         1         1           BICR         BICR #xx:3, @eRd         2         1           BIOR         BIOR #xx:8, @eRd         2         1           BIOR         BIOR #xx:8, @eRd         2         1           BIST         BIST #xx:3, @eRd         2         1           BIST #xx:3, @ea:8         2         2         2           BIXOR         BIXOR #xx:3, @ea:8         2         2           BIXOR         BIXOR #xx:3, @ea:8         2         1           BIXOR         BIXOR #xx:3, @ea:8         2         1           BIXOR		BGT d:16	2					2
BCLR #xx:3, @ERd       2       2         BCLR #xx:3, @aa:8       2       2         BCLR Rn, Rd       1       1         BCLR Rn, @ERd       2       2         BCLR Rn, @ea:8       2       2         BIAND       BIAND #xx:3, Rd       1         BIAND #xx:3, @ERd       2       1         BIAND #xx:3, @ea:8       2       1         BILD #xx:3, @ea:8       2       1         BILD #xx:3, @ea:8       2       1         BICR #xx:8, @ea:8       2       1         BIOR BIOR #xx:8, @ea:8       2       1         BIOR BIOR #xx:8, @ea:8       2       1         BIST BIST #xx:3, @ea:8       2       1         BIST BIST #xx:3, @ea:8       2       1         BIXOR #xx:8, @ea:8       2       2         BIXOR BIXOR #xx:3, @ea:8       2       2         BIXOR BIXOR #xx:3, @ea:8       2       2         BIXOR BIXOR #xx:3, @ea:8       2       1         BIXOR BIXOR #xx:3, @ea:8       2       1		BLE d:16	2					2
BCLR #xx:3, @aa:8       2       2         BCLR Rn, Rd       1         BCLR Rn, @ERd       2         BCLR Rn, @aa:8       2         BIAND       BIAND #xx:3, Rd       1         BIAND       BIAND #xx:3, @ERd       2         BIAND       BIAND #xx:3, @ERd       2         BIAND       BIAND #xx:3, @ERd       2         BIAND #xx:3, @ERd       2       1         BILD       BILD #xx:3, @ERd       2         BIAND       BILD #xx:3, @ERd       2         BILD       BILD #xx:3, @ERd       2         BIOR       BIOR #xx:8, Rd       1         BIOR #xx:8, @ERd       2       1         BIOR #xx:8, @ERd       2       1         BIST       BIST #xx:3, @ERd       2         BIST       BIST #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       1         BIXOR #xx:3, @ERd       2       1	BCLR	BCLR #xx:3, Rd	1					
BCLR Rn, Rd         1           BCLR Rn, @ERd         2         2           BLAND         BLAND #xx:3, Rd         1           BIAND         BIAND #xx:3, @ERd         2           BILD         BILD #xx:3, @ERd         2           BILD         BILD #xx:3, @ERd         2           BIOR         BIOR #xx:8, @ERd         2           BIOR         BIOR #xx:8, @ERd         2           BIST         BIST #xx:3, @ERd         2           BIST         BIST #xx:3, @eRd         2           BIXOR         BIXOR #xx:3, @eRd         1           BIXOR #xx:3, @eRd         2         1           BIXOR #xx:3, @eRd         2         1           BIXOR #xx:3, @eRd         2         1           BIXOR #xx:3, @eRd         1         1		BCLR #xx:3, @ERd	2			2		
BCLR Rn, @ERd BCLR Rn, @aa:8         2         2           BIAND         BIAND #xx:3, Rd         1         1           BIAND         BIAND #xx:3, @ERd         2         1           BIAND         BIAND #xx:3, @ERd         2         1           BILD         BIAND #xx:3, @ERd         2         1           BILD         BILD #xx:3, @ERd         2         1           BILD         #xx:3, @ERd         2         1           BIOR         BIOR #xx:8, Rd         1         1           BIOR         BIOR #xx:8, @ERd         2         1           BIOR #xx:8, @ERd         2         1         1           BIOR #xx:8, @aa:8         2         1         1           BIST         BIST #xx:3, Rd         1         1           BIST #Xx:3, @ERd         2         2         2           BIXOR         BIXOR #xx:3, @ERd         2         2           BIXOR         BIXOR #xx:3, @ERd         1         1           BIXOR #xx:3, @ERd         2         1         1           BIXOR #xx:3, @ERd         2         1         1           BIXOR #xx:3, @ERd         2         1         1           BILD		BCLR #xx:3, @aa:8	2			2		
BCLR Rn, @aa:8         2         2           BIAND         BIAND #xx:3, Rd         1         1           BIAND         #xx:3, @ERd         2         1           BIAND #xx:3, @aa:8         2         1           BILD         BILD #xx:3, @aa:8         2         1           BILD         BILD #xx:3, @ERd         2         1           BILD         BILD #xx:3, @ERd         2         1           BIOR         BIOR #xx:8, Rd         1         1           BIOR         BIOR #xx:8, @ERd         2         1           BIOR         BIOR #xx:8, @ERd         2         1           BIOR         BIST #xx:3, @ERd         2         1           BIST         BIST #xx:3, @ERd         2         2           BIXOR         BIST #xx:3, @ERd         2         2           BIXOR         BIXOR #xx:3, @ERd         2         2           BIXOR         BIXOR #xx:3, @ERd         1         1           BIXOR #xx:3, @ERd         2         1         1           BIXOR #xx:3, @ERd         2         1         1           BLD         BLD #xx:3, @ERd         1         1           BLD         BLD #xx:3, @ERd <td></td> <td>BCLR Rn, Rd</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td>		BCLR Rn, Rd	1					
BIAND       BIAND #xx:3, Rd       1         BIAND #xx:3, @ERd       2       1         BIAND #xx:3, @aa:8       2       1         BILD       BILD #xx:3, @ERd       2       1         BILD       BILD #xx:3, @ERd       2       1         BID       BILD #xx:3, @ERd       2       1         BIOR       BIOR #xx:8, Rd       1       1         BIOR       BIOR #xx:8, @ERd       2       1         BIOR       BIOR #xx:8, @ERd       2       1         BIOR       BIST #xx:3, @ea:8       2       1         BIST       BIST #xx:3, @eRd       2       2         BIST       BIST #xx:3, @ea:8       2       2         BIXOR       BIXOR #xx:3, @eRd       2       2         BIXOR       BIXOR #xx:3, @eRd       2       1         BLD       BLD #xx:3, @eRd       2       1         BLD       BLD #xx:3, @ERd       1       1         BLD       BLD #xx:3, @ERd       1       1         BLD       BLD #xx:3, @ERd       2       1		BCLR Rn, @ERd	2			2		
BIAND #xx:3, @ERd       2       1         BIAND #xx:3, @aa:8       2       1         BILD       BILD #xx:3, @ERd       2       1         BILD       BILD #xx:3, @ERd       2       1         BID       BILD #xx:3, @eRd       2       1         BIOR       BIOR #xx:8, @Aa:8       2       1         BIOR       BIOR #xx:8, @ERd       2       1         BIOR       BIOR #xx:8, @eRd       2       1         BIOR       BIST #xx:3, @eRd       2       1         BIST       BIST #xx:3, @eRd       2       2         BIST       BIST #xx:3, @eRd       2       2         BIXOR       BIXOR #xx:3, @eRd       2       2         BIXOR       BIXOR #xx:3, @eRd       2       1         BIXOR       BIXOR #xx:3, @eRd       2       1         BLD       BLD #xx:3, @eRd       2       1         BLD       BLD #xx:3, @ERd       1       1         BLD       BLD #xx:3, @ERd       2       1		BCLR Rn, @aa:8	2			2		
BIAND #xx:3, @aa:8         2         1           BILD         BILD #xx:3, Rd         1         1           BILD         BILD #xx:3, @ERd         2         1           BIDR         BIDR #xx:3, @aa:8         2         1           BIOR         BIOR #xx:8, Rd         1         1           BIOR         BIOR #xx:8, @ERd         2         1           BIOR         BIOR #xx:8, @ERd         2         1           BIST         BIST #xx:3, Rd         1         1           BIST         BIST #xx:3, @eRd         2         2           BIST         BIST #xx:3, @eRd         2         2           BIXOR         BIXOR #xx:3, @eRd         2         2           BIXOR         BIXOR #xx:3, @eRd         2         1           BLD         BLD #xx:3, @aa:8         2         1           BLD         BLD #xx:3, @aa:8         2         1	BIAND	BIAND #xx:3, Rd	1					
BILD       BILD #xx:3, Rd       1         BILD #xx:3, @ERd       2       1         BILD #xx:3, @aa:8       2       1         BIOR       BIOR #xx:8, Rd       1         BIOR #xx:8, @ERd       2       1         BIOR #xx:8, @ERd       2       1         BIOR #xx:8, @aa:8       2       1         BIST       BIST #xx:3, @ERd       2         BIST #IST #xx:3, @ERd       2       2         BIST #xx:3, @erd       2       2         BIXOR       BIXOR #xx:3, @erd       2         BIXOR #xx:3, @erd       2       1         BLD       BLD #xx:3, @erd       2         BLD       BLD #xx:3, Rd       1         BLD       BLD #xx:3, @erd       2         BLD       BLD #xx:3, @erd       2		BIAND #xx:3, @ERd	2			1		
BILD #xx:3, @ ERd       2       1         BILD #xx:3, @ aa:8       2       1         BIOR       BIOR #xx:8, Rd       1         BIOR       BIOR #xx:8, @ ERd       2         BIOR #xx:8, @ ERd       2       1         BIOR #xx:8, @ ERd       2       1         BIOR #xx:8, @ aa:8       2       1         BIST       BIST #xx:3, Rd       1         BIST #xx:3, @ aa:8       2       2         BIXOR       BIXOR #xx:3, @ aa:8       2         BIXOR       BIXOR #xx:3, @ aa:8       2         BIXOR #xx:3, @ aa:8       2       1         BLD       BLD #xx:3, @ aa:8       2         BLD       BLD #xx:3, @ ERd       1         BLD       BLD #xx:3, @ ERd       2		BIAND #xx:3, @aa:8	2			1		
BILD #xx:3, @aa:8       2       1         BIOR       BIOR #xx:8, Rd       1         BIOR       BIOR #xx:8, @ERd       2         BIOR #xx:8, @aa:8       2       1         BIST       BIST #xx:3, @aa:8       2         BIST #xx:3, @ERd       2       2         BIST #xx:3, @erd       2       2         BIXOR       BIXOR #xx:3, @aa:8       2         BIXOR       BIXOR #xx:3, @erd       2         BIXOR       BIXOR #xx:3, @erd       2         BIXOR       BLD #xx:3, @aa:8       2         BLD       BLD #xx:3, Rd       1         BLD       BLD #xx:3, Rd       1         BLD       BLD #xx:3, @erd       2         BLD       BLD #xx:3, @erd       2	BILD	BILD #xx:3, Rd	1					
BIOR       BIOR #xx:8, Rd       1         BIOR       #xx:8, @ERd       2       1         BIOR #xx:8, @aa:8       2       1         BIST       BIST #xx:3, Rd       1         BIST #xx:3, @ERd       2       2         BIST #xx:3, @erd       2       2         BIXOR       BIXOR #xx:3, Rd       1         BIXOR       BIXOR #xx:3, @erd       2         BIXOR       BIXOR #xx:3, @erd       2         BIXOR       BIXOR #xx:3, @erd       1         BIXOR       BIXOR #xx:3, @erd       2         BIXOR       BIXOR #xx:3, @erd       1         BIXOR       BLD #xx:3, @erd       2         BLD       BLD #xx:3, @erd       2         BLD       BLD #xx:3, @erd       2         BLD       BLD #xx:3, @erd       1		BILD #xx:3, @ERd	2			1		
BIOR #xx:8, @ERd       2       1         BIOR #xx:8, @aa:8       2       1         BIST       BIST #xx:3, Rd       1         BIST #xx:3, @ERd       2       2         BIST #xx:3, @aa:8       2       2         BIXOR       BIXOR #xx:3, Rd       1         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR #xx:3, @ERd       2       1         BLD       BLD #xx:3, Rd       1         BLD #xx:3, @ERd       2       1		BILD #xx:3, @aa:8	2			1		
BIOR #xx:8, @aa:8         2         1           BIST         BIST #xx:3, Rd         1           BIST #xx:3, @ERd         2         2           BIST #xx:3, @aa:8         2         2           BIXOR         BIXOR #xx:3, Rd         1           BIXOR         BIXOR #xx:3, @ERd         2           BIXOR         BIXOR #xx:3, @ERd         2           BIXOR         BIXOR #xx:3, @ERd         2           BIXOR #xx:3, @ERd         2         1           BLD         BLD #xx:3, Rd         1           BLD #xx:3, @ERd         2         1	BIOR	BIOR #xx:8, Rd	1					
BIST       BIST #xx:3, Rd       1         BIST #xx:3, @ERd       2       2         BIST #xx:3, @aa:8       2       2         BIXOR       BIXOR #xx:3, Rd       1         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       2         BIXOR       BIXOR #xx:3, @ERd       1         BIXOR #xx:3, @ERd       2       1         BLD       BLD #xx:3, Rd       1         BLD #xx:3, @ERd       2       1		BIOR #xx:8, @ERd	2			1		
BIST #xx:3, @ERd       2       2         BIST #xx:3, @aa:8       2       2         BIXOR       BIXOR #xx:3, Rd       1         BIXOR #xx:3, @ERd       2       1         BIXOR #xx:3, @erd       2       1         BLD       BLD #xx:3, Rd       1         BLD #xx:3, @ERd       2       1		BIOR #xx:8, @aa:8	2			1		
BIST #xx:3, @aa:8       2       2         BIXOR       BIXOR #xx:3, Rd       1         BIXOR #xx:3, @ERd       2       1         BIXOR #xx:3, @aa:8       2       1         BLD       BLD #xx:3, Rd       1         BLD #xx:3, @ERd       2       1	BIST	BIST #xx:3, Rd	1					
BIXOR       BIXOR #xx:3, Rd       1         BIXOR       BIXOR #xx:3, @ERd       2       1         BIXOR #xx:3, @aa:8       2       1         BLD       BLD #xx:3, Rd       1         BLD       BLD #xx:3, @ERd       2         1       1         BLD #xx:3, @ERd       2		BIST #xx:3, @ERd	2			2		
BIXOR #xx:3, @ERd       2       1         BIXOR #xx:3, @aa:8       2       1         BLD       BLD #xx:3, Rd       1         BLD #xx:3, @ERd       2       1		BIST #xx:3, @aa:8	2			2		
BIXOR #xx:3, @aa:8         2         1           BLD         BLD #xx:3, Rd         1           BLD #xx:3, @ERd         2         1	BIXOR	BIXOR #xx:3, Rd	1					
BLD #xx:3, Rd 1 BLD #xx:3, @ERd 2 1		BIXOR #xx:3, @ERd	2			1		
BLD #xx:3, @ERd 2 1		BIXOR #xx:3, @aa:8	2			1		
	BLD	BLD #xx:3, Rd	1					
BLD #xx:3, @aa:8 2 1		BLD #xx:3, @ERd						
		BLD #xx:3, @aa:8	2			1		

Instruction	Mnemonic	:	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	-	Word Data Access M	Internal Operation N
BNOT	BNOT #xx:	3, Rd	1					
	BNOT #xx:	-	2			2		
	BNOT #xx:	,	2			2		
	BNOT Rn,		1			_		
	BNOT Rn,		2			2		
	BNOT Rn,	@aa:8	2			2		
BOR	BOR #xx:3		1					
	BOR #xx:3		2			1		
	BOR #xx:3	, @aa:8	2			1		
BSET	BSET #xx:	3, Rd	1					
	BSET #xx:	3, @ERd	2			2		
	BSET #xx:	3, @aa:8	2			2		
	BSET Rn, I		1					
	BSET Rn,		2			2		
	BSET Rn,	@aa:8	2			2		
BSR	BSR d:8	Normal	2		1			
		Advanced	2		2			
	BSR d:16	Normal	2		1			2
		Advanced	2		2			2
BST	BST #xx:3,	Rd	1					
	BST #xx:3,	@ERd	2			2		
	BST #xx:3,	@aa:8	2			2		
BTST	BTST #xx:3	3, Rd	1					
	BTST #xx:3	3, @ERd	2			1		
	BTST #xx:3	-	2			1		
	BTST Rn, I		1					
	BTST Rn, (		2			1		
	BTST Rn, (	@aa:8	2			1		
BXOR	BXOR #xx:	3, Rd	1					
	BXOR #xx:	3, @ERd	2			1		
	BXOR #xx:	3, @aa:8	2			1		
CMP	CMP.B #xx	::8, Rd	1					
	CMP.B Rs,	Rd	1					
	CMP.W #x	x:16, Rd	2					
	CMP.W Rs	, Rd	1					
	CMP.L #xx		3					
	CMP.L ER	s, ERd	1					
DAA	DAA Rd		1					

#### Appendix A Instruction Set

Instruction Mnemonic         I         J         K         L         M         N           DAS         DAS Rd         1				Instruction Fetch	Branch Addr. Read	Stack Operation	•	Word Data Access	Internal Operation
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Instruction	n Mnemonic		I	J	К	L	М	N
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DAS	DAS Rd		1					
$\begin{array}{ c c c c c c c } \hline DEC.L \#1/2, ERd & 1 \\ \hline DIVXS & DIVXS B Rs, Rd & 2 & 12 \\ DIVXS W Rs, ERd & 2 & 20 \\ \hline DIVXU & DIVXU B Rs, Rd & 1 & 12 \\ DIVXU & DIVXU W Rs, ERd & 1 & 20 \\ \hline EEPMOV & EEPMOV.B & 2 & 2n + 2^{s1} \\ EEPMOV & EEPMOV.W & 2 & 2n + 2^{s1} \\ \hline ETTS & EXTS.W Rd & 1 & \\ EXTS.L ERd & 1 & \\ \hline EXTU & EXTU.W Rd & 1 & \\ EXTU & EXTU.U Rd & 1 & \\ \hline EXTU & EXTU.Rd & 1 & \\ \hline INC. INC.B Rd & 1 & \\ INC.U \#1/2, Rd & 1 & \\ \hline INC. W #1/2, Rd & 1 & \\ \hline INC.W \#1/2, Rd & 1 & \\ \hline INC.W #1/2, Rd & 1 & \\ \hline INC.W #1/2, Rd & 1 & \\ \hline INC & INC & INC.W #1/2, Rd & 1 & \\ \hline INC & INC & INC.W #1/2, Rd & 1 & \\ \hline INC & INC & INC.W & INC & \\ \hline INC & INC & INC.W & INC & \\ \hline INC & INC & INC & INC.W & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline INC & INC & INC & INC & \\ \hline IN$	DEC	DEC.B Rd		1					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DEC.W #1/2,	Rd	1					
$\begin{tabular}{ c c c c c c } \hline $VXS.W Rs, ERd & 2 & $20$ \\ \hline $DIVXU & DIVXU.B Rs, Rd & 1 & $12$ \\ \hline $DIVXU.W Rs, ERd & 1$ & $20$ \\ \hline $EEPMOV.W & 2 & $2n+2^{st}$ & $20$ \\ \hline $EEPMOV.W & 2 & $2n+2^{st}$ & $2n+2^$		DEC.L #1/2, I	ERd	1					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DIVXS	DIVXS.B Rs,	Rd	2					12
$ \begin{array}{ c c c c c c c } \hline DIVXU.W Rs, ERd & 1 & 20 \\ \hline EEPMOV & EEPMOV.B & 2 & 2n + 2^{*1} \\ \hline EEFMOV.W & 2 & 2n + 2^{*1} \\ \hline EEFMOV.W & 2 & 2n + 2^{*1} \\ \hline EXTS & EXTS.W Rd & 1 & & & & & & & & & & & & & & & & & $		DIVXS.W Rs,	ERd	2					20
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DIVXU	DIVXU.B Rs,	Rd	1					12
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		DIVXU.W Rs	, ERd	1					20
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	EEPMOV	EEPMOV.B		2			2n + 2 <sup>*1</sup>		
EXTS.L ERd         1           EXTU         EXTU.W Rd         1           EXTU         EXTU.L ERd         1           INC         INC.B Rd         1           INC.W #1/2, Rd         1         INC.L #1/2, ERd         1           JMP         JMP @ERn         2         2           JMP @aa:24         2         2           JMP @aa:3Normal         2         1         2           JMP @aa:24         2         2         2           JSR         JSR @ERn         2         2         2           JSR         JSR @eaa:8 Normal         2         1         2           JSR @eaa:8 Normal         2         1         2           JSR @eaa:24         Normal         2         1         2           JSR @eaa:38 Normal         2         1         2           JSR @eaa:38 Normal         2         1         2           JSR @eaa:38 Normal         2         1         1           Advanced         2         2         2         2           JDC @eaa:8 Normal         2         1         1         1           LDC @cd:16, ERS, CCR         1         1         1		EEPMOV.W		2			2n + 2 <sup>*1</sup>		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	EXTS	EXTS.W Rd		1					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		EXTS.L ERd		1					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	EXTU	EXTU.W Rd		1					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		EXTU.L ERd		1					
INC.L #1/2, ERd         1           JMP         JMP @ERn         2           JMP @aa:24         2         2           JMP @eaa:24         2         2           JMP @eaa:8 Normal         2         1         2           JMP @eaa:8 Normal         2         1         2           JSR         JSR @ERn         Normal         2         1         2           JSR         JSR @ea:24         Normal         2         1         2           JSR         JSR @ea:24         Normal         2         1         2           JSR @ea:24         Normal         2         1         2           JSR @ea:24         Normal         2         1         2           JSR @eaa:38         Normal         2         1         1           Advanced         2         2         2         2           JSR @eaa:38         Normal         2         1         1           Advanced         2         2         2         2           LDC         LDC #xx:8, CCR         1         1         1           LDC @(d:16, ERs), CCR         1         1         2           LDC @(d:24, ERs), CCR	INC	INC.B Rd		1					
JMP         JMP @ERn         2           JMP @aa:24         2         2           JMP @aa:24         2         1         2           JMP @eaa:8Normal         2         1         2           JMP @eaa:8Normal         2         1         2           JMP @eaa:8Normal         2         1         2           JSR         JSR @ERn         Normal         2         2           JSR @eaa:24         Normal         2         1         2           JSR @aa:24         Normal         2         1         2           JSR @eaa:24         Normal         2         1         2           JSR @eaa:24         Normal         2         1         2           JSR @eaa:38 Normal         2         1         1         2           LDC         LDC #xx:8, CCR         1         1         1           LDC @cd:16, ERs), CCR         3         1         1         2		INC.W #1/2, Rd		1					
JMP @ aa:24       2       2         JMP @ @aa:8Normal       2       1       2         JMP @ @aa:8Normal       2       1       2         Advanced       2       2       2         JSR       JSR @ ERn       Normal       2       1         Advanced       2       2       2         JSR @ aa:24       Normal       2       1       2         JSR @ aa:32       Normal       2       1       2         JSR @ @aa:38       Normal       2       1       1         Advanced       2       2       2       2         JSR @ @aa:38       Normal       2       1       1         Advanced       2       2       2       2         JDC       LDC #xx:8, CCR       1       1       1         LDC @ Cers, CCR       1       1       1       1         LDC @ (d:16, ERs), CCR       3       1       1       2         LDC @ (d:24, ERs), CCR       1       1       2       1       2         LDC @ aa:16, CCR       3       1       2       1       2		INC.L #1/2, E	Rd	1					
$\begin{tabular}{ c c c c c c c c c c c } \hline JMP @@aa:8 & Normal & 2 & 1 & 2 & & & & & & & & & & & & & &$	JMP	JMP @ERn		2					
Advanced         2         2         2           JSR         JSR @ERn         Normal         2         1		JMP @aa:24		2					2
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		JMP @@aa:8	3 Normal	2	1				2
Advanced         2         2           JSR @ aa:24         Normal         2         1         2           Advanced         2         2         2         2           JSR @ @ aa:8         Normal         2         1         1           Advanced         2         2         2         2           JSR @ @ aa:8         Normal         2         1         1           Advanced         2         2         2         2           LDC         LDC #xx:8, CCR         1         1         1           LDC @ clife, S, CCR         1         1         1           LDC @ (d:16, ERs), CCR         3         1         1           LDC @ (d:24, ERs), CCR         5         1         1           LDC @ (d:24, ERs), CCR         5         1         2           LDC @ aa:16, CCR         3         1         2			Advanced	2	2				2
JSR @aa:24       Normal       2       1       2         Advanced       2       2       2       2         JSR @@aa:8       Normal       2       1       1         Advanced       2       2       2       2         JSR @@aa:8       Normal       2       1       1         Advanced       2       2       2       2         LDC       LDC #xx:8, CCR       1       1       1         LDC @ERs, CCR       1       1       1       1         LDC @(d:16, ERs), CCR       3       1       1       1         LDC @(d:24, ERs), CCR       5       1       1       2         LDC @aa:16, CCR       3       1       2       1       2	JSR	JSR @ERn	Normal	2		1			
Advanced         2         2         2           JSR @ @aa:8         Normal         2         1         1           Advanced         2         2         2           LDC         LDC #xx:8, CCR         1         1           LDC @, CR, CCR         1         1           LDC @, CR, CCR         1         1           LDC @(d:16, ERs), CCR         3         1           LDC @(d:24, ERs), CCR         1         1           LDC @ERs+, CCR         2         1           LDC @aa:16, CCR         3         1			Advanced	2		2			
Advanced         2         2         2           JSR @ @aa:8         Normal         2         1         1           Advanced         2         2         2           LDC         LDC #xx:8, CCR         1         1           LDC @, CR, CCR         1         1           LDC @, CR, CCR         1         1           LDC @(d:16, ERs), CCR         3         1           LDC @(d:24, ERs), CCR         1         1           LDC @ERs+, CCR         2         1           LDC @aa:16, CCR         3         1		JSR @aa:24	Normal	2		1			2
Advanced         2         2         2         2           LDC         LDC #xx:8, CCR         1				2		2			2
Advanced         2         2         2         2           LDC         LDC #xx:8, CCR         1		JSR @@aa:8	8 Normal	2	1	1			
LDC LDC #xx:8, CCR 1 LDC Rs, CCR 1 LDC @ERs, CCR 2 1 LDC @(d:16, ERs), CCR 3 1 LDC @(d:24, ERs), CCR 5 1 LDC @ERs+, CCR 2 1 2 LDC @aa:16, CCR 3 1			-						
LDC Rs, CCR       1         LDC @ERs, CCR       2         LDC @(d:16, ERs), CCR       3         LDC @(d:24, ERs), CCR       5         LDC @ERs+, CCR       2         LDC @aa:16, CCR       3					-	-			
LDC @ ERs, CCR       2       1         LDC @ (d:16, ERs), CCR       3       1         LDC @ (d:24, ERs), CCR       5       1         LDC @ ERs+, CCR       2       1       2         LDC @aa:16, CCR       3       1       1	200	-							
LDC @ (d:16, ERs), CCR 3       1         LDC @ (d:24, ERs), CCR 5       1         LDC @ ERs+, CCR 2       1       2         LDC @ aa:16, CCR 3       1       1		-						1	
LDC @(d:24, ERs), CCR 5       1         LDC @ERs+, CCR 2       1         LDC @aa:16, CCR 3       1									
LDC @ERs+, CCR 2 1 2 LDC @aa:16, CCR 3 1		,	,						
LDC @aa:16, CCR 3 1									2

Instructio	n Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	-	Word Data Access M	Internal Operation N
			•	••	-		
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		_
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @ERd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16, ERs), Rd	2				1	
	MOV.W @(d:24, ERs), Rd	4				1	
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W @aa:24, Rd	3				1	
	MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16, ERd)	2				1	
	MOV.W Rs, @(d:24, ERd)	4				1	
	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16, ERs), ERd					2	
	MOV.L @(d:10, ERS), ERd					2	
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2	-
	MOV.L @aa:10, ERd MOV.L @aa:24, ERd	4				2	
	MOV.L @aa.24, ERd MOV.L ERs, @ERd	4				2	
	MOV.L ERS, @ERG MOV.L ERS, @(d:16, ERd)	2				2	
	MOV.L ERS, @(d.16, ERd) MOV.L ERS, @(d:24, ERd)					2	
	wov. L LINS, @(U.24, ERU)	5				4	

#### Appendix A Instruction Set

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
MOV	MOV.L ERs, @-ERd	2				2	2
	MOV.L ERs, @aa:16	3				2	
	MOV.L ERs, @aa:24	4				2	
MOVFPE	MOVFPE @aa:16, Rd <sup>*2</sup>	2			1		
MOVTPE	MOVTPE Rs, @aa:16 <sup>*2</sup>	2			1		
MULXS	MULXS.B Rs, Rd	2					12
	MULXS.W Rs, ERd	2					20
MULXU	MULXU.B Rs, Rd	1					12
	MULXU.W Rs, ERd	1					20
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
	OR.W #xx:16, Rd	2					
	OR.W Rs, Rd	1					
	OR.L #xx:32, ERd	3					
	OR.L ERs, ERd	2					
ORC	ORC #xx:8, CCR	1					
POP	POP.W Rn	1				1	2
	POP.L ERn	2				2	2
PUSH	PUSH.W Rn	1				1	2
	PUSH.L ERn	2				2	2
ROTL	ROTL.B Rd	1					
	ROTL.W Rd	1					
	ROTL.L ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.W Rd	1					
	ROTR.L ERd	1					

Instruction	Mnemonic		Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
ROTXL	ROTXL.B Ro		1					
	ROTXL.W R		1					
	ROTXL.L ER	d	1					
ROTXR	ROTXR.B R		1					
	ROTXR.W R ROTXR.L EF		1 1					
		NU						
RTE	RTE		2		2			2
RTS	RTS	Normal	2		1			2
		Advance	d 2		2			2
SHAL	SHAL.B Rd		1					
	SHAL.W Rd		1 1					
	SHALL ERd		-					
SHAR	SHAR.B Rd SHAR.W Rd		1 1					
	SHAR.L ERd		1					
SHLL	SHLL.B Rd		1					
	SHLL.W Rd		1					
	SHLL.L ERd		1					
SHLR	SHLR.B Rd		1					
	SHLR.W Rd SHLR.L ERd		1 1					
SLEEP	SLEEP		1					
STC	STC CCR, Ro	4	1					
310	STC CCR, @		2				1	
	STC CCR, @						1	
	STC CCR, @		,				1	
	STC CCR, @		2				1	2
	STC CCR, @ STC CCR, @		3 4				1 1	
SUB	SUB.B Rs, Ro		1				•	
000	SUB.W #xx:1		2					
	SUB.W Rs, R		1					
	SUBL #xx:32	-	3					
	SUBLERS, E		1					
SUBS	SUBS #1/2/4,		1					
SUBX	SUBX #xx:8, SUBX Rs, Rd		1 1					
TRAPA	TRAPA #x:2		2	1	2			4

#### Appendix A Instruction Set

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Word Data Access M	Internal Operation N
XOR	XOR.B #xx:8, Rd	1				
	XOR.B Rs, Rd	1				
	XOR.W #xx:16, Rd	2				
	XOR.W Rs, Rd	1				
	XOR.L #xx:32, ERd	3				
	XOR.L ERs, ERd	2				
XORC	XORC #xx:8, CCR	1				

Notes: 1. n is the value set in register R4L or R4. The source and destination are accessed n + 1 times each.

2. Not available in the H8/3024 Group.



#### Table B.1 Comparison of H8/3024 Group Internal I/O Register Specifications

Address (Low)	H8/3024 Mask ROM, H8/3026 Mask ROM	H8/3026F-ZTAT Version	H8/3024F-ZTAT Version	Module
H'EE01E	ADRCR	ADRCR	ADRCR	Bus controller
H'EE030	—	FLMCR1	FLMCR1	Flash memory
H'EE031	—	FLMCR2	FLMCR2	
H'EE032	_	EBR1	EBR	
H'EE033	—	EBR2		
H'EE077	_	RAMCR	RAMCR	
H'EE07D	—			

Notes: 1. A dash ("---") indicates that an access will always return 1s, and writes are invalid.

2. Shading indicates that access is prohibited. Normal operation is not guaranteed if these addresses are accessed.

### B.1 Address List (H8/3026F-ZTAT, H8/3026 Mask ROM Version)

		Data	Bit Names								_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'EE000	P1DDR	8	P17DDR	P1 <sub>6</sub> DDR	P1₅DDR	P1₄DDR	P1 <sub>3</sub> DDR	P1 <sub>2</sub> DDR	P1 <sub>1</sub> DDR	P1 <sub>0</sub> DDR	Port 1
H'EE001	P2DDR	8	P27DDR	P2 <sub>6</sub> DDR	P2₅DDR	P2₄DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P21DDR	P2 <sub>0</sub> DDR	Port 2
H'EE002	P3DDR	8	P37DDR	P3 <sub>6</sub> DDR	P3₅DDR	P3₄DDR	P3 <sub>3</sub> DDR	P3 <sub>2</sub> DDR	P3 <sub>1</sub> DDR	P3 <sub>0</sub> DDR	Port 3
H'EE003	P4DDR	8	P47DDR	P4 <sub>6</sub> DDR	P45DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR	P4 <sub>0</sub> DDR	Port 4
H'EE004	P5DDR	8	_	_	_	_	P5₃DDR	P5 <sub>2</sub> DDR	P5₁DDR	P5 <sub>0</sub> DDR	Port 5
H'EE005	P6DDR	8	_	P6 <sub>6</sub> DDR	P6₅DDR	P6 <sub>4</sub> DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6 <sub>1</sub> DDR	P6 <sub>0</sub> DDR	Port 6
H'EE006	_		_	_	_	_	_	_	_	_	
H'EE007	P8DDR	8	_	_	_	P8₄DDR	P8 <sub>3</sub> DDR	P8 <sub>2</sub> DDR	P8 <sub>1</sub> DDR	P8 <sub>0</sub> DDR	Port 8
H'EE008	P9DDR	8	_	_	P9₅DDR	P9 <sub>4</sub> DDR	P9 <sub>3</sub> DDR	P9 <sub>2</sub> DDR	P9 <sub>1</sub> DDR	P9 <sub>0</sub> DDR	Port 9
H'EE009	PADDR	8	PA7DDR	PA <sub>6</sub> DDR	PA₅DDR	PA₄DDR	PA₃DDR	PA <sub>2</sub> DDR	PA <sub>1</sub> DDR	PA₀DDR	Port A
H'EE00A	PBDDR	8	PB7DDR	PB <sub>6</sub> DDR	PB₅DDR	PB₄DDR	PB₃DDR	PB <sub>2</sub> DDR	PB <sub>1</sub> DDR	PB₀DDR	Port B
H'EE00B	_		_	_	_	_	_	_	_	_	
H'EE00C	_		_	_	_	_	_	_	_	_	
H'EE00D	_		_	_	_	_	_	_	_	_	
H'EE00E	_		_	_	_	_	_	_	_	_	
H'EE00F	_		_	—	—	—	—	—	_	—	
H'EE010	_		_	_	_	_	_	_	_	_	
H'EE011	MDCR	8	_	_	_	_	_	MDS2	MDS1	MDS0	System control
H'EE012	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG	SSOE	RAME	=
H'EE013	BRCR	8	A23E	A22E	A21E	A20E	_	_	_	BRLE	Bus controller
H'EE014	ISCR	8	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC	Interrupt
H'EE015	IER	8	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	controller
H'EE016	ISR	8	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-
H'EE017	_		_	_	_	_	_	_	_	_	-
H'EE018	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0	=
H'EE019	IPRB	8	IPRB7	IPRB6	_	_	IPRB3	IPRB2	_	_	-
H'EE01A	DASTCR	8	_	_	_	_	_	_	_	DASTE	D/A converter
H'EE01B	DIVCR	8	_	_	_	_	_	_	DIV1	DIV0	System control
H'EE01C	MSTCRH	8	PSTOP	_	_	_	_	_	MSTPH1	MSTPH0	-
H'EE01D	MSTCRL	8	_	_	_	MSTPL4	MSTPL3	MSTPL2	_	MSTPL0	-
H'EE01E	ADRCR	8	_	_	_	_	_	_	_	ADRCTL	Bus controller
H'EE01F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_	_	_	-

Address		Data				Bit N	lames				-
	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'EE020		8	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controller
H'EE021		8	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	-
H'EE022		8	W71	W70	W61	W60	W51	W50	W41	W40	-
H'EE023	WCRL	8	W31	W30	W21	W20	W11	W10	W01	W00	-
H'EE024	BCR	8	ICIS1	ICIS0	*2	*2	*2	_	RDEA	WAITE	-
H'EE025	_		_	_	_	_	_	_	_	_	-
H'EE026	Reserved a	rea (acc	ess prohit	oited)							
H'EE027		,	•	,							
H'EE028											
H'EE029											
H'EE02A											
H'EE02B											
H'EE02C											
H'EE02D											
H'EE02E											
H'EE02F											
H'EE030	FLMCR1*5	8	FWE	SWE	ESU	PSU	EV	PV	E	Р	Flash memory
H'EE031	FLMCR2*5	8	FLER	*1	*1	*1	*1	*1	*1	*1	-
H'EE032	EBR1*5	8	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	=
H'EE033	EBR2 <sup>*5</sup>	8	_	_	_	_	EB11	EB10	EB9	EB8	=
H'EE034			_	_	_	_	_	_	_	_	
H'EE035	_		_	_	_	_	_	_	_	_	-
H'EE036	_		_	_	_	_	_	_	_	_	-
H'EE037	_		_	_	_	_	_	_	_	_	-
H'EE038	Reserved a	rea (acc	ess prohit	pited)							
H'EE039											
H'EE03A											
H'EE03B											
H'EE03C	P2PCR	8	P27PCR	P2 <sub>6</sub> PCR	P2₅PCR	P2 <sub>4</sub> PCR	P2 <sub>3</sub> PCR	P2 <sub>2</sub> PCR	P2 <sub>1</sub> PCR	P2 <sub>0</sub> PCR	Port 2
H'EE03D	_		_	_	_	_	_	_	_	_	
H'EE03E	P4PCR	8	P47PCR	P4 <sub>6</sub> PCR	$P4_5PCR$	$P4_4PCR$	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P4 <sub>1</sub> PCR	P4 <sub>0</sub> PCR	Port 4
H'EE03F	P5PCR	8	_	_	_	_	P5₃PCR	P5 <sub>2</sub> PCR	P5₁PCR	P5₀PCR	Port 5
H'EE040	_		_	_	_	_	_	_	_	_	
H'EE041	_		_	_	_	_	_	_	_	_	-
H'EE042	_		_	_	_	_	_	_	_	_	-
H'EE043	_		_	_	_	_	_	_	_	_	-

		Data	Bit Names								_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'EE044	_		_	_	_	_	_	_	_	_	
H'EE045	_		_	_	_	_	_	_	_	_	
H'EE046	_		_	_	_	_	_	_	_	_	
H'EE047	_		_		_	_		_	_	_	
H'EE048	_		_	_	_	_	_	_	_	_	
H'EE049	_		_	_	_	_	_	_	_	_	
H'EE04A	_		_			_		_	_	_	
H'EE04B	_		_			_		_	_	_	
H'EE04C	_		_			_		_	_	_	
H'EE04D	_		_	_	_	_	_	_	_	_	
H'EE04E	_		_	_	_	_	_	_	_	_	
H'EE04F	_		_	_	_	_	_	_	_	_	
H'EE050	_		_		_	_		_	_	_	
H'EE051	_		_		_	_		_	_	_	
H'EE052	_		_	_	_	_	_	_	_	_	
H'EE053	_		_	_	_	_	_	_	_	_	
H'EE054	_		_		_	_		_	_	_	
H'EE055	_		_			_		_	_		
H'EE056			_		_	_		_	_	_	
H'EE057	_		_	_		_		_	_		
H'EE058	_		_		_	_		_	_	_	
H'EE059	_		_		_	_		_	_	_	
H'EE05A	_		_		_	_		_	_	_	
H'EE05B	_		_	_	_	_	_	_	_	_	
H'EE05C	_		_	_	_	_	_	_	_	_	
H'EE05D			_		_	_		_	_	_	
H'EE05E	_		_			_		_	_		
H'EE05F	_		_			_		_	_		
H'EE060	_		_	_	_	_	_	_	_	_	
H'EE061	_		_	_	_	_	_	_	_	_	
H'EE062	_		_	_	_	_	_	_	_	_	
H'EE063	_		_			_		_	_	_	
H'EE064	_		_	_	_	_	_	_	_	_	
H'EE065	_		_		_	_			_		
H'EE066	_		_	_	_	_	_	_	_	_	
H'EE067			_	_	_	_	_	_	_	_	

Address         Register         Bus         Widele Name         Module Name           ILCow         Name         Nith         Br         Br         Bit 2         Bit 2         Bit 2         Bit 2         Bit 2         Module Name           HEE068         - </th <th></th> <th></th> <th>Data</th> <th></th> <th></th> <th></th> <th>Bit</th> <th>Names</th> <th></th> <th></th> <th></th> <th>_</th>			Data				Bit	Names				_
HEE009       - <th></th> <th>-</th> <th></th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>Module Name</th>		-		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
HEE08A       - <td>H'EE068</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'EE068	_		_	_	_	_		_	_	_	
HEE088       -       -       -       -       -       -       -       -       -         HEE080       -       <	H'EE069	_		_	_	_	_	_	_	_	_	
HEE060       - <td>H'EE06A</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'EE06A	_		_	_	_	_	_	_	_	_	
HEE06D       - <td>H'EE06B</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'EE06B	_		_	_	_	_	_	_	_	_	
HTEBORE       - </td <td>H'EE06C</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'EE06C	_		_	_	_	_	_	_	_	_	
HTEOOF       - <td>H'EE06D</td> <td>_</td> <td></td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td></td>	H'EE06D	_		_		_	_		_	_	—	
H'EE070       - </td <td>H'EE06E</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td></td>	H'EE06E	_		_	_	—	—	—	—	_	_	
HTEE071       - </td <td>H'EE06F</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td></td>	H'EE06F	_		_	_	—	—	—	—	_	_	
HTEE072       - </td <td>H'EE070</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td>	H'EE070	_		_	_	_	_	_	_	_	_	
HTEE073       - </td <td>H'EE071</td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td></td>	H'EE071	_		_	_	—	—	—	—	_	_	
HEE074       Reserved area (access prohibited)         HEE075       RAMCR*5 8 RAMS RAM2 RAM1 RAM0       Flash memory         HEE077       RAMCR*5 8 RAMS RAM2 RAM1 RAM0       Flash memory         HEE079       Reserved area (access prohibited)       I I I I I I I I I I I I I I I I I I I	H'EE072	_		_		_	_		_	_	—	
HEE075       HEE076       RAMCR**       8       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE077       RAMCR**       8       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE078       Reserved area (access prohibited)       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE078       HEE079       -       -       -       RAMS       -	H'EE073	_				_	_		_		—	
HEE076       RAMCR**5       8       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE077       RAMCR**5       8       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE078       Reserved area (access prohibited)       -       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE076       HEE077       -       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE076       - </td <td>H'EE074</td> <td>Reserved a</td> <td>area (aco</td> <td>cess proh</td> <td>ibited)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	H'EE074	Reserved a	area (aco	cess proh	ibited)							
HEE077       RAMCR**5       8       -       -       -       RAMS       RAM2       RAM1       RAM0       Flash memory         HEE078       Reserved area (access prohibited)       HEE079       HEE070       HEE070       HEE070       HEE070       HEE070       HEE070       HEE070       HEE077       HEE076       HEE077       HEE076       HEE077       HEE078       HEE076       HE0776       HEE076       HE0776       HEE076       HEE076       HEE076       HEE076       HE0767       HEE076       HE0767       HE0767 <td>H'EE075</td> <td></td>	H'EE075											
HEE078       Reserved area (access prohibited)         HEE079       HEE070         HEE070       HEE070         HEE070       HEE070         HEE071       HEE071         HEE072       HEE071         HEE075       HEE071         HEE080       HEE031         HFF720       HFF720         HFF721       HFF721         HFF723       HFF723         HFF724       HFF724         HFF725       HFF726         HFF726       HFF727         HFF727       HFF728	H'EE076											
HEE079 HEE07A HEE07B HEE07C HEE07C HEE07F HEE07F HEE080 HEE081 HFFF20 HFFF21 HFFF23 HFFF25 HFFF25 HFFF25 HFFF26 HFFF27 HFFF28	H'EE077	RAMCR*5	8	_	_	_	_	RAMS	RAM2	RAM1	RAM0	Flash memory
HEE07A HEE07B HEE07C HEE07D HEE07T HEE07F HEE080 HEE081 HFFF20 HFFF27 HFFF25 HFFF25 HFFF27 HFFF27 HFFF28	H'EE078	Reserved a	area (aco	cess proh	ibited)							
HEE07B         HEE07C         HEE07D         HEE07F         HEE07F         HEE080         HEE081         HFFF20         HFFF21         HFFF22         HFFF23         HFFF24         HFFF25         HFFF26         HFFF27         HFFF28	H'EE079											
HEE07C HEE07D HEE07F HEE080 HEE080 HEE081 HFFF20 HFFF21 HFFF22 HFFF25 HFFF25 HFFF25 HFFF26 HFFF27 HFFF27	H'EE07A											
HEE07D HEE07F HEE07F HEE080 HEE081 HFFF20 HFFF21 HFFF22 HFFF23 HFFF24 HFFF25 HFFF25 HFFF26 HFFF27 HFFF28	H'EE07B											
H'EE07E         H'EE07F         H'EE080         H'EE081         H'FF720         H'FF721         H'FF723         H'FF724         H'FF725         H'FF726         H'FF727         H'FF728	H'EE07C											
H'EE07F         H'EE080         H'EE081         H'FFF20         H'FFF21         H'FFF22         H'FFF23         H'FFF24         H'FFF25         H'FFF26         H'FFF27         H'FFF28	H'EE07D	_										
H'EE080         H'EE081         H'FFF20         H'FFF21         H'FFF22         H'FFF23         H'FFF24         H'FFF25         H'FFF26         H'FFF27         H'FFF28	H'EE07E	_										
H'EE081         H'FFF20         H'FFF21         H'FFF22         H'FFF23         H'FFF24         H'FFF25         H'FFF26         H'FFF27         H'FFF28	H'EE07F	_										
H'FFF20 H'FFF21 H'FFF22 H'FFF23 H'FFF24 H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'EE080	_										
H'FFF21 H'FFF22 H'FFF23 H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'EE081											
H'FFF22 H'FFF23 H'FFF24 H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'FFF20	_										
H'FFF23 H'FFF24 H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'FFF21	_										
H'FFF24 H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'FFF22	_										
H'FFF25 H'FFF26 H'FFF27 H'FFF28	H'FFF23	_										
H'FFF26 H'FFF27 H'FFF28	H'FFF24											
H'FFF27 H'FFF28	H'FFF25											
H'FFF28	H'FFF26											
	H'FFF27											
H'FFF29	H'FFF28											
	H'FFF29											

		Data				Bit	Names				
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF2A	Reserved a						2.110		2.11 1		
H'FFF2B	-										
H'FFF2C	-										
H'FFF2D	-										
H'FFF2E	-										
H'FFF2F	-										
H'FFF30	-										
H'FFF31	-										
H'FFF32	-										
H'FFF33	-										
H'FFF34	-										
H'FFF35	-										
H'FFF36	-										
H'FFF37	-										
H'FFF38											
H'FFF39											
H'FFF3A	_										
H'FFF3B	_										
H'FFF3C	_										
H'FFF3D	_										
H'FFF3E	_										
H'FFF3F											
H'FFF40	_		_		—	—	_	_	_	—	
H'FFF41	_		_	—	—	—	—	—	—	—	
H'FFF42	_		_	—	—	—	—	—	—	—	
H'FFF43	_		_		_	—	—	—	—	_	
H'FFF44	_		—		_	_	_	_	—	_	_
H'FFF45	_		_	_	-	-	-	_	-		
H'FFF46	_		-		_	_			_	·	
H'FFF47	_		—	_	_	_	_		_	_	
H'FFF48			_	_	-	_	_	_	_	—	_
H'FFF49			_		_	_	_	_	_	_	_
H'FFF4A			_	_	-	_	_	_	_	—	_
H'FFF4B			_	_	-	_	_	_	-	—	_
H'FFF4C			_	_	-	_	_	_	-	—	_
H'FFF4D	_		_	_	-	_	_	_	_	_	

		Data				Bit I	Names				_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF4E	_		_	_	_	_	_	_	_	_	
H'FFF4F			_	_	_	_	_	_	_	_	_
H'FFF50	_		_	_	_	_	_	_	_	_	
H'FFF51			_	_	_	_	_	_	_	_	_
H'FFF52	_		_	_	_	_	_	_	_	_	_
H'FFF53	_		_	_	_	_	_	_	_	_	_
H'FFF54	_		_	_	_	_	_	_	_	_	_
H'FFF55	_		_	—	—	—	—	—	_	_	_
H'FFF56	_		_	—	—	—	—	—	_	_	_
H'FFF57	_		_	—	—	—	—	—	_	_	_
H'FFF58			—	_	_	_	_	_	_	—	
H'FFF59			—	_	_	_	_	_	_	_	
H'FFF5A			—	_	_	_	_	_	_	—	
H'FFF5B			_	_	—	_	_	_	_	—	_
H'FFF5C			—	_	_	_	_	_	_	_	
H'FFF5D	_		_	_	_	_	_	_	_	_	_
H'FFF5E	_		_	_	_	_	_	_	_	_	
H'FFF5F	_		_	_	_	_	_	_	_	_	
H'FFF60	TSTR	8	_	_	_	_	_	STR2	STR1	STR0	16-bit timer
H'FFF61	TSNC	8	—	_	_	_	_	SYNC2	SYNC1	SYNC0	(all channels)
H'FFF62	TMDR	8	_	MDF	FDIR	_	_	PWM2	PWM1	PWM0	_
H'FFF63	TOLR	8	—	_	TOB2	TOA2	TOB1	TOA1	TOB0	TOA0	
H'FFF64	TISRA	8	—	IMIEA2	IMIEA1	IMIEA0	_	IMFA2	IMFA1	IMFA0	
H'FFF65	TISRB	8	_	IMIEB2	IMIEB1	IMIEB0	_	IMFB2	IMFB1	IMFB0	_
H'FFF66	TISRC	8	_	OVIE2	OVIE1	OVIE0	_	OVF2	OVF1	OVF0	_
H'FFF67											
H'FFF68	16TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
H'FFF69	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 0
H'FFF6A	16TCNT0H	16									_
H'FFF6B	16TCNT0L										_
H'FFF6C	GRA0H	16									_
H'FFF6D	GRA0L										_
H'FFF6E	GRB0H	16									_
H'FFF6F	GRB0L										

		Data				Bit I	Names				_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF70	16TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
H'FFF71	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 1
H'FFF72	16TCNT1H	16									_
H'FFF73	16TCNT1L	-									_
H'FFF74	GRA1H	16									_
H'FFF75	GRA1L	-									_
H'FFF76	GRB1H	16									_
H'FFF77	GRB1L	-									_
H'FFF78	16TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
H'FFF79	TIOR2	8	—	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 2
H'FFF7A	16TCNT2H	16									_
H'FFF7B	16TCNT2L	-									_
H'FFF7C	GRA2H	16									_
H'FFF7D	GRA2L	-									_
H'FFF7E	GRB2H	16									_
H'FFF7F	GRB2L	-									_
H'FFF80	8TCR0	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-bit timer
H'FFF81	8TCR1	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channels 0
H'FFF82	8TCSR0	8	CMFB	CMFA	OVF	ADTE	OIS3	OIS2	OS1	OS0	-and 1
H'FFF83	8TCSR1	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0	_
H'FFF84	TCORA0	8									_
H'FFF85	TCORA1	8									_
H'FFF86	TCORB0	8									
H'FFF87	TCORB1	8									_
H'FFF88	8TCNT0	8									
H'FFF89	8TCNT1	8									_
H'FFF8A	_		_	_	_	_	_	_	_	_	_
H'FFF8B	_		_	_	_	_	_	_	_	_	_
H'FFF8C	TCSR*3	8	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT
H'FFF8D	TCNT <sup>*3</sup>	8									_
H'FFF8E	_		_	_	_	_	_	_	_	_	_
	RSTCSR*3	8	WRST	_	_	_	_	_	_	_	_

		Data				Bit N	ames				
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF90	8TCR2	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-bit timer
H'FFF91	8TCR3	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channels 2
H'FFF92	8TCSR2	8	CMFB	CMFA	OVF	_	OIS3	OIS2	OS1	OS0	and 3
H'FFF93	8TCSR3	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0	
H'FFF94	TCORA2	8									
H'FFF95	TCORA3	8									
H'FFF96	TCORB2	8									
H'FFF97	TCORB3	8									
H'FFF98	8TCNT2	8									
H'FFF99	8TCNT3	8									
H'FFF9A	_		_	_	_	_	_	_	_	_	
H'FFF9B	_		_	_	_	_	_	_	_	_	
H'FFF9C	DADR0	8									D/A converter
H'FFF9D	DADR1	8									
H'FFF9E	DACR	8	DAOE1	DAOE0	DAE	_	_	_	_	_	
H'FFF9F	Reserved a	irea (acc	ess prohit	oited)							
H'FFFA0	TPMR	8	_	_	_	_	G3NOV	G2NOV	G1NOV	G0NOV	TPC
H'FFFA1	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	
H'FFFA2	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	
H'FFFA3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
H'FFFA4	NDRB <sup>*4</sup>	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8	
			NDR15	NDR14	NDR13	NDR12	_	_	_	_	
H'FFFA5	NDRA <sup>*4</sup>	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
			NDR7	NDR6	NDR5	NDR4	_	_	_	_	
H'FFFA6	NDRB <sup>*4</sup>	8	_	_	_	_	_	_	_	_	
			_	_	_	_	NDR11	NDR10	NDR9	NDR8	
H'FFFA7	NDRA <sup>*4</sup>	8	_	_	_	_	_	_	_	_	
			_	_	_	_	NDR3	NDR2	NDR1	NDR0	
H'FFFA8	_		_	_	_	_	_	_	_	_	
H'FFFA9	_		—	_	_	_	_	_	_	_	
H'FFFAA	_			_				_		_	
H'FFFAB			_	_					_	_	
H'FFFAC			_	_	_	_	_	_	_	_	
H'FFFAD	_		_	_					_		
H'FFFAE			_	_	_	_		_	_	_	
H'FFFAF			_	_			_	_	_	_	

		Data				Bit	Names				_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFFB0	SMR	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI channel 0
H'FFFB1	BRR	8									
H'FFFB2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'FFFB3	TDR	8									
H'FFFB4	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	_
H'FFFB5	RDR	8									
H'FFFB6	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF	
H'FFFB7	Reserved a	area (aco	cess prohi	ibited)							
H'FFFB8	SMR	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI channel 1
H'FFFB9	BRR	8									
H'FFFBA	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'FFFBB	TDR	8									
H'FFFBC	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	_
H'FFFBD	RDR	8									
H'FFFBE	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF	
H'FFFBF	Reserved a	area (aco	cess prohi	ibited)							
H'FFFC0	Reserved a	area (aco	cess prohi	ibited)							
H'FFFC1											
H'FFFC2											
H'FFFC3											
H'FFFC4											
H'FFFC5											
H'FFFC6											
H'FFFC7	-										
H'FFFC8	_		_	_	_		_	_	_	_	
H'FFFC9	_		_	_	_	_	_	_	_	_	
H'FFFCA	_		_	_	_	_			_	_	
H'FFFCB	_		_	_	_		_	_	_	_	
H'FFFCC	_		_	_	_	_	_	_	_	_	
H'FFFCD	_		_	_	_	_	_	_	_	_	_
H'FFFCE	_		_	_	_		_		_	_	_
H'FFFCF	_		_	_	_		_		_	_	_
H'FFFD0	P1DR	8	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P14	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	P1 <sub>0</sub>	Port 1
H'FFFD1	P2DR	8	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2 <sub>0</sub>	Port 2
H'FFFD2	P3DR	8	P37	P3 <sub>6</sub>	P3 <sub>5</sub>	P34	P33	P3 <sub>2</sub>	P3 <sub>1</sub>	P3 <sub>0</sub>	Port 3
				-	-		-			-	

Rev. 2.00 Sep 20, 2005 page 676 of 800 REJ09B0260-0200

		Data				Bit I	Names				_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFFD3	P4DR	8	P4 <sub>7</sub>	P4 <sub>6</sub>	P45	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>0</sub>	Port 4
H'FFFD4	P5DR	8	_	_	_	_	P5 <sub>3</sub>	P5 <sub>2</sub>	P51	P50	Port 5
H'FFFD5	P6DR	8	P67	P6 <sub>6</sub>	P65	P64	P6 <sub>3</sub>	P6 <sub>2</sub>	P6 <sub>1</sub>	P6 <sub>0</sub>	Port 6
H'FFFD6	P7DR	8	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P74	P7 <sub>3</sub>	P72	P7 <sub>1</sub>	P7 <sub>0</sub>	Port 7
H'FFFD7	P8DR	8	_	_	_	P84	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>	P8 <sub>0</sub>	Port 8
H'FFFD8	P9DR	8	—	_	P95	P94	P9 <sub>3</sub>	P9 <sub>2</sub>	P9 <sub>1</sub>	P90	Port 9
H'FFFD9	PADR	8	PA <sub>7</sub>	PA <sub>6</sub>	PA <sub>5</sub>	PA <sub>4</sub>	PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>	Port A
H'FFFDA	PBDR	8	PB <sub>7</sub>	$PB_6$	PB₅	$PB_4$	$PB_3$	$PB_2$	PB <sub>1</sub>	PB <sub>0</sub>	Port B
H'FFFDB	_		_	_	_	_	_	_	—	—	
H'FFFDC	_		_	—	—	_	_	_	_	_	
H'FFFDD	_		_	—	—	_	_	_	_	_	
H'FFFDE	_		_	—	_	_	_	_	_	_	
H'FFFDF	_		_	—	—	_	_	_	_	_	
H'FFFE0	ADDRAH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D converter
H'FFFE1	ADDRAL	8	AD1	AD0	_	_	_	_	_	_	
H'FFFE2	ADDRBH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
H'FFFE3	ADDRBL	8	AD1	AD0	_	_	_	_	_	_	_
H'FFFE4	ADDRCH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
H'FFFE5	ADDRCL	8	AD1	AD0	_	_	_	_	_	_	
H'FFFE6	ADDRDH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
H'FFFE7	ADDRDL	8	AD1	AD0	_	_	_	_	_	_	_
H'FFFE8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	_
H'FFFE9	ADCR	8	TRGE	_	_	_	_	_	_	_	

Notes: 1. Writing to bits 6 to 0 of FLMCR2 is prohibited.

- 2. Writing to bits 5 to 3 of BCR is prohibited.
- 3. For the procedure for writing to TCSR, TCNT, and RSTCSR, see section 11.2.4, Notes on Register Access.
- 4. The address depends on the output trigger setting.
- 5. Use byte access on FLMCR1, FLMCR2, EBR1, EBR2, and RAMCR. These registers are not available in a mask ROM version.

Legend:

- WDT: Watchdog timer
- TPC: Programmable timing pattern controller
- SCI: Serial communication interface

### B.2 Address List (H8/3024F-ZTAT, H8/3024 Mask ROM Version)

		Data									_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'EE000	P1DDR	8	P17DDR	P1 <sub>6</sub> DDR	P1₅DDR	P1₄DDR	P1₃DDR	P1 <sub>2</sub> DDR	P1₁DDR	P1₀DDR	Port 1
H'EE001	P2DDR	8	P27DDR	P2 <sub>6</sub> DDR	P2₅DDR	P2₄DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P21DDR	P2 <sub>0</sub> DDR	Port 2
H'EE002	P3DDR	8	P37DDR	P3 <sub>6</sub> DDR	P3₅DDR	P3₄DDR	P3 <sub>3</sub> DDR	P3 <sub>2</sub> DDR	P3 <sub>1</sub> DDR	P3 <sub>0</sub> DDR	Port 3
H'EE003	P4DDR	8	P47DDR	P4 <sub>6</sub> DDR	P45DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR	P4 <sub>0</sub> DDR	Port 4
H'EE004	P5DDR	8	_	_	_	_	P5₃DDR	P5 <sub>2</sub> DDR	P5 <sub>1</sub> DDR	P5₀DDR	Port 5
H'EE005	P6DDR	8	_	P6 <sub>6</sub> DDR	P6₅DDR	P6 <sub>4</sub> DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6 <sub>1</sub> DDR	P6 <sub>0</sub> DDR	Port 6
H'EE006	_		_	_	_	_	_	_	_	_	
H'EE007	P8DDR	8	_	_	_	P8₄DDR	P8 <sub>3</sub> DDR	P8 <sub>2</sub> DDR	P8 <sub>1</sub> DDR	P8 <sub>0</sub> DDR	Port 8
H'EE008	P9DDR	8	_	_	P9₅DDR	P9₄DDR	P9₃DDR	P9 <sub>2</sub> DDR	P91DDR	P9 <sub>0</sub> DDR	Port 9
H'EE009	PADDR	8	PA7DDR	PA <sub>6</sub> DDR	PA₅DDR	PA₄DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR	PA₁DDR	PA₀DDR	Port A
H'EE00A	PBDDR	8	PB7DDR	PB <sub>6</sub> DDR	PB₅DDR	PB₄DDR	PB₃DDR	PB <sub>2</sub> DDR	PB₁DDR	PB₀DDR	Port B
H'EE00B	_		_	_	_	_	_	_	_	_	
H'EE00C	_		_	_	_	_	_	_	_	_	
H'EE00D	_		_	_	_	_	_	_	_	_	
H'EE00E	_		_	_	_	_	_	_	_	_	
H'EE00F	_		_	_	_	_	_	_	_	_	
H'EE010	_		_	_	_	_	_	_	_		
H'EE011	MDCR	8	_	_	_	_	_	MDS2	MDS1	MDS0	System control
H'EE012	SYSCR	8	SSBY	STS2	STS1	STS0	UE	NMIEG	SSOE	RAME	=
H'EE013	BRCR	8	A23E	A22E	A21E	A20E	_	_	_	BRLE	Bus controller
H'EE014	ISCR	8	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC	IRQ0SC	Interrupt
H'EE015	IER	8	_	_	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	controller
H'EE016	ISR	8	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	=
H'EE017	_		_	_	_	_	_	_	_	_	=
H'EE018	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0	=
H'EE019	IPRB	8	IPRB7	IPRB6	_	_	IPRB3	IPRB2	_	_	-
H'EE01A	DASTCR	8	_	_	_	_	_	_	_	DASTE	D/A converter
H'EE01B	DIVCR	8	_	_	_	_	_	_	DIV1	DIV0	System control
H'EE01C	MSTCRH	8	PSTOP	_	_	_	_	_	MSTPH1	MSTPH0	-
H'EE01D	MSTCRL	8	_	_	_	MSTPL4	MSTPL3	MSTPL2	_	MSTPL0	-
H'EE01E	ADRCR	8	_	_	_	_	_	_	_	ADRCTL	Bus controller
H'EE01F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_	_	_	-

_				lames	Bit N				Data		
Module Name	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bus Width	Register Name	Address (Low)
Bus controller	ABW0	ABW1	ABW2	ABW3	ABW4	ABW5	ABW6	ABW7	8		H'EE020
-	AST0	AST1	AST2	AST3	AST4	AST5	AST6	AST7	8		H'EE021
_	W40	W41	W50	W51	W60	W61	W70	W71	8		H'EE022
-	W00	W01	W10	W11	W20	W21	W30	W31	8		H'EE023
-	WAITE	RDEA	_	*2	*2	*2	ICIS0	ICIS1	8		H'EE024
-	_	_	_	_	_	_	_	_		_	H'EE025
							oited)	ess prohit	rea (acc	Reserved a	H'EE026
							,	·	,	-	H'EE027
										-	H'EE028
										-	H'EE029
										-	H'EE02A
										-	H'EE02B
										-	H'EE02C
										-	H'EE02D
										-	H'EE02E
										-	H'EE02F
Flash memory	Р	E	PV	EV	PSU	ESU	SWE	FWE	8	FLMCR1*5	H'EE030
	*1	*1	*1	*1	*1	*1	*1	FLER	8	FLMCR2*5	H'EE031
-	EB0	EB1	EB2	EB3	EB4	EB5	EB6	EB7	8	EBR <sup>*5</sup>	H'EE032
							oited)	ess prohit	rea (acc	Reserved a	H'EE033
	_	_	_	_	_	_	_	_		_	H'EE034
-	_	_	_	_	_	_	_	_		_	H'EE035
=	_	_	_	_	_	_	_	_		_	H'EE036
-	_	_	_	_	_	_	_	_		_	H'EE037
							oited)	ess prohit	rea (acc	Reserved a	H'EE038
										-	H'EE039
										-	H'EE03A
										-	H'EE03B
Port 2	P2₀PCR	P2₁PCR	P2 <sub>2</sub> PCR	P2₃PCR	P2₄PCR	P2₅PCR	P2 <sub>6</sub> PCR	P27PCR	8	P2PCR	H'EE03C
	_	_	_	_	_	_	_	_		_	H'EE03D
Port 4	P4 <sub>0</sub> PCR	P4 <sub>1</sub> PCR	P4 <sub>2</sub> PCR	P4 <sub>3</sub> PCR	$P4_4PCR$	P45PCR	P4 <sub>6</sub> PCR	P47PCR	8	P4PCR	H'EE03E
Port 5	P5₀PCR	P5₁PCR	P5 <sub>2</sub> PCR	P5₃PCR	_	_	_	_	8	P5PCR	H'EE03F
	_	_		_	_	_	_	_		_	H'EE040
-	_	_		_	_	_	_	_		_	H'EE041
-	_	_		_	_	_	_	_		_	H'EE042
-	_	_	_	_	_	_	_	_		_	H'EE043
	P50PCR — — —	P51PCR — — —	P52PCR — — —	P5 <sub>3</sub> PCR — — —						P4PCR P5PCR — —	H'EE03E H'EE03F H'EE040 H'EE041 H'EE042

		Data				Bit	Names				_
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'EE044	_		_	_	_	_	_	_	_	_	
H'EE045	_		_	_	_	_	_	_	_	_	
H'EE046	_		_	_	_	_	_	_	_		
H'EE047	_		_	_	_	_	_	_	_	_	
H'EE048	_		_	_			_	_	_		
H'EE049	_		_	_	_	_	_	_	_	_	
H'EE04A	_		_	_	_	_	_	_	_	_	
H'EE04B	_		_	_	_	_	_	_	_	_	
H'EE04C	_		—	_	_	_	_	_	_	_	
H'EE04D	_		_	_	_	_	_	_	_	_	
H'EE04E	_		_	_	_	_	_	_	_	_	
H'EE04F	_		_	_	_	_	_	_	_	_	
H'EE050	_		_	_	—	—	_	_	_	_	
H'EE051	_		_	_	_	_	_	_	_	_	
H'EE052	_		_	_	_	_	_	_	_	_	
H'EE053	_		_	_			_	_	_		
H'EE054	_		_	_			_		_		
H'EE055	_		_	_	_	_	_	_	_	_	
H'EE056	_		_	_	_	_	_	_	_	_	
H'EE057	_		_	_	_	_	_	_	_	_	
H'EE058	_		_	_	_	_	_	_	_	_	
H'EE059	_		—	_	_	_	_	_	_	_	
H'EE05A	_		_	_	_	_	_	_	_	_	
H'EE05B	_		_	_	_	_	_	_	_	_	
H'EE05C	_		_	_	_	_	_	_	_	_	
H'EE05D	_		_	_	_	_	_	_	_	_	
H'EE05E	_		_	_	_	_	_	_	_	_	
H'EE05F	_		_	_	_	_	_	_	_	_	
H'EE060	_		_	_	_	_	_	_	_	_	
H'EE061	_		_	_	_	_	_	_	_	_	
H'EE062	_		_	_	_	_	_	_	_	_	
H'EE063	_		_	_	_	_	_	_	_	_	
H'EE064	_		_	_	_	_	_	_	_	_	
H'EE065	_		_	_	_	_	_	_	_	_	
H'EE066	_		_	_	_	_	_	_	_	_	
H'EE067	_		_	_	_	_	_	_	_	_	

H'EE068 -	Register Name	Bus									_
		Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
-	_		_	_	_	_	_	_	_	_	
H'EE069 –	_		_	_	_	_	_			_	-
H'EE06A -	_		_	_	_	_	_	_	_	_	=
H'EE06B -	_		_	_	_	_	_	_	_	_	=
H'EE06C -	_		_	_	—	_	_	_	_	_	_
H'EE06D -	_		_	_	—	_	_	_	_	_	_
H'EE06E -	_		_	_	_	_			_	_	
H'EE06F -	_		_	_	_	_	_	_	_	_	
H'EE070 -	_		_	_	_	_			_	_	_
H'EE071 -	_		_	_	_	_	_	_	_	_	_
H'EE072 -	_		_	_	_	_	_	_	_	_	_
H'EE073 -	_		_	_	_	_	_	_	_	_	_
H'EE074 F	Reserved a	rea (acc	ess prohil	bited)							
H'EE075											
H'EE076											
H'EE077 F	RAMCR*5	8	_	_	_	_	RAMS	RAM2	RAM1	RAM0	Flash memory
H'EE078 F	Reserved a	rea (acc	ess prohil	bited)							
H'EE079											
H'EE07A											
H'EE07B											
H'EE07C											
H'EE07D											
H'EE07E											
H'EE07F											
H'EE080											
H'EE081											
H'FFF20											
H'FFF21											
H'FFF22											
H'FFF23											
H'FFF24											
H'FFF25											
H'FFF26											
H'FFF27											
H'FFF28											
H'FFF29											

		Data				Bit	Names				
Address	Register	Bus									_
(Low)	Name	Width		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF2A	Reserved a	area (aco	cess proh	ibited)							
H'FFF2B	_										
H'FFF2C	_										
H'FFF2D	_										
H'FFF2E	_										
H'FFF2F											
H'FFF30											
H'FFF31											
H'FFF32											
H'FFF33											
H'FFF34											
H'FFF35	-										
H'FFF36											
H'FFF37	-										
H'FFF38	-										
H'FFF39	-										
H'FFF3A	-										
H'FFF3B	-										
H'FFF3C	-										
H'FFF3D	-										
H'FFF3E	-										
H'FFF3F	-										
H'FFF40	_		_	_	_	_	_	_	_	_	
H'FFF41	_		_	_	_	_	_	_	_	_	
H'FFF42	_		_	_	_	_	_	_	_	_	
H'FFF43	_		_	_	_	_	_	_	_	_	
H'FFF44	_		_	_	_	_	_	_	_	_	
H'FFF45	_		_	_	_	_	_	_	_	_	
H'FFF46	_		_	_	_	_	_	_	_	_	
H'FFF47	_		_	_	_	_	_	_	_	_	
H'FFF48	_		—	-	-	_	_	_	—	_	_
H'FFF49	_		_	_	_	_	_	_	_	_	_
H'FFF4A	_		_	_	_	_	_	_	_	_	_
H'FFF4B	_		_	_	_	_	_	_	_	_	
H'FFF4C	_		_	_	_	_	_	_	_	_	
H'FFF4D	_		_	_	_	_	_	_	_	_	_

		Data		_							
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF4E	_		_		_	_	_	_	_	_	
H'FFF4F	_		_	_	_	_	_	_	_	_	_
H'FFF50	_		_		_	_	_	_	_	_	
H'FFF51	_		_	_	_	_	_	_	_	_	_
H'FFF52	_		_	_	_	_	_	_	_	_	_
H'FFF53	_		_	_	_	_	_	_	_	_	_
H'FFF54	_		_	_	_	_	_	_	_	_	_
H'FFF55	_		_	_	—	—	—	—	_	_	_
H'FFF56	_		_	_	—	—	—	—	_	_	_
H'FFF57	_		_	_	—	—	—	—	_	_	_
H'FFF58	_		_	_	_	_	_	_	_	_	
H'FFF59	_				_	_	_	_	_	_	
H'FFF5A	_		_	_	_	_	_	_	_	_	
H'FFF5B	_				_	_	_	_	_	—	_
H'FFF5C	_				_	_	_	_	_	_	
H'FFF5D	_		_	_	_	_	_	_	_	_	_
H'FFF5E	_		_	_	_	_	_	_	_	_	
H'FFF5F	_		_	_	_	_	_	_	_	_	
H'FFF60	TSTR	8	_	_	_	_	_	STR2	STR1	STR0	16-bit timer
H'FFF61	TSNC	8	—	_	_	_	_	SYNC2	SYNC1	SYNC0	(all channels)
H'FFF62	TMDR	8	_	MDF	FDIR	_	_	PWM2	PWM1	PWM0	_
H'FFF63	TOLR	8			TOB2	TOA2	TOB1	TOA1	TOB0	TOA0	
H'FFF64	TISRA	8		IMIEA2	IMIEA1	IMIEA0	_	IMFA2	IMFA1	IMFA0	
H'FFF65	TISRB	8	_	IMIEB2	IMIEB1	IMIEB0	_	IMFB2	IMFB1	IMFB0	_
H'FFF66	TISRC	8	_	OVIE2	OVIE1	OVIE0	_	OVF2	OVF1	OVF0	_
H'FFF67											
H'FFF68	16TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
H'FFF69	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 0
H'FFF6A	16TCNT0H	16									_
H'FFF6B	16TCNT0L										_
H'FFF6C	GRA0H	16									_
H'FFF6D	GRA0L										_
H'FFF6E	GRB0H	16									_
H'FFF6F	GRB0L										

HFFF70       16TCR1       8       —       CCLR1       CCLR0       CKEG1       CKEG0       TPSC2       TPSC1       TPSC0       16-bit time channel 1         HFFF71       TIOR1       8       —       IOB2       IOB1       IOB0       —       IOA2       IOA1       IOA0       channel 1         HFFF73       16TCNT1H       16       —       —       IOB2       IOB1       IOB0       —       IOA2       IOA1       IOA0       channel 1         HFFF73       16TCNT1H       16       —       —			Data		_							
HFFF71       TIOR1       8       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0       Iohanel 1         HIFFF72       I6TCNT1H       16       -		-		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
HTFF71         HOR1         8         —         IOB2         IOB1         IOB0         —         IOA2         IOA1         IOA0           HTFF72         16TCNT1L         16         —         16TCNT1L         —         —         10A2         IOA1         IOA0           HTFF73         16TCNT1L         16         —         —         16A2         IOA1         IOA0           HTFF75         GRA1L         16         —         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC0         16-bit time           HTFF75         GRB1L         —         IOB2         IOB1         IOB0         —         IOA2         IOA1         IOA0         Channel 2           HTFF75         GRA1L         16         —         —         IOB2         IOB1         IOB0         —         IOA2         IOA1         IOA0         Channel 2           HTFF77         IGR2A         16         —         —         IOA2         IOA1         IOA0         Channel 2           HTFF77         GR32L         16         —         —         —         IOA2         IOA1         IOA0           HTFF78         16TCNT2L         16 <td>H'FFF70</td> <td>16TCR1</td> <td>8</td> <td>_</td> <td>CCLR1</td> <td>CCLR0</td> <td>CKEG1</td> <td>CKEG0</td> <td>TPSC2</td> <td>TPSC1</td> <td>TPSC0</td> <td>16-bit timer</td>	H'FFF70	16TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
HFFF73       16TCNT1L       16         HFFF74       GRA1H       16         HFFF75       GRA1L       16         HFFF75       GRA1L       16         HFFF75       GRA1L       16         HFFF75       GRA1L       16         HFFF76       GRB1H       16         HFFF77       GRB1L       16         HFFF77       GRB1L       16         HFFF78       16TCR2       8       —       CCLR1       CCLR0       CKEG0       TPSC2       TPSC1       TPSC0       the-bit time         HFFF78       16TCR2       8       —       IOB2       IOB1       IOB0       —       IOA2       IOA1       IOA0       channel 2         HFFF78       IGTCN2L       H6       —       —       —       —       —       —       —       —       … <td>H'FFF71</td> <td>TIOR1</td> <td>8</td> <td>_</td> <td>IOB2</td> <td>IOB1</td> <td>IOB0</td> <td>_</td> <td>IOA2</td> <td>IOA1</td> <td>IOA0</td> <td>channel 1</td>	H'FFF71	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 1
HFFF74       GRA1H       16         HFFF75       GRA1L       16         HFFF75       GRA1L       16         HFFF75       GRB1H       16         HFFF76       GRB1L       16         HFFF77       GRB1L       16         HFFF77       GRB1L       16         HFFF77       GRB1L       16         HFFF78       16TCN2       8       -       CCLR1       CCLR0       CKEG1       CKEG0       TPSC2       TPSC1       TPSC0       16-bit time channel 2         HFFF77       I6TCNT2H       6       -       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0       Hannel 2         HFFF78       I6TCNT2L       -	H'FFF72	16TCNT1H	16									_
HIFFF75       GRA1L       16         HIFFF76       GRB1H       16         HIFFF77       GRB1L       16         HIFFF77       GRB1L       16         HIFFF78       16TCR2       8       -       CCLR1       CCLR0       CKEG1       CKEG0       TPSC2       TPSC1       TPSC0       16-bit time         HIFFF78       16TCN72H       16       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0         HIFFF78       16TCN72H       16       -       -       IOA2       IOA1       IOA0         HIFFF76       GRA2L       16       -	H'FFF73	16TCNT1L	-									_
HFFF76       GRB1H       16         HFFF77       GRB1L       -       CCLR1       CCLR0       CKEG1       CKEG0       TPSC2       TPSC1       TPSC0       16-bit time         HFFF77       GRD1L       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0         H'FF77       TIOR2       8       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0         H'FF77       TGCN72H       16       -       -       IOA2       IOA1       IOA0       Channel 2         H'FF775       IGTCN72H       16       -       -       -       IOA2       IOA1       IOA0         H'FF77       GRA2H       16       -	H'FFF74	GRA1H	16									_
HFFF77       GRB1L         HFFF78       16TCR2       8       -       CCLR1       CCLR0       CKEG1       CKEG0       TPSC2       TPSC1       TPSC0       16-bit time         H'FF778       16TCN12H       16       -       IOB2       IOB1       IOB0       -       IOA2       IOA1       IOA0       Channel 2         H'FF778       16TCN12H       16       -       -       IOA2       IOA1       IOA0       Channel 2         H'FF776       GRA2H       16       - <t< td=""><td>H'FFF75</td><td>GRA1L</td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></t<>	H'FFF75	GRA1L	-									_
HFFF78       16TCR2       8       —       CCLR1       CCLR0       CKEG1       CKEG1       TPSC2       TPSC1       TPSC0       16-bit time channel 2         HFFF77       TIOR2       8       —       IOB2       IOB1       IOB0       —       IOA2       IOA1       IOA01       IOA1       IIOA1       IIII IIII       IIIIIIII       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	H'FFF76	GRB1H	16									_
HIFFF79       TIOR2       8       —       IOB2       IOB1       IOB0       —       IOA2       IOA1       IOA0       Channel 2         HIFFF7A       16TCNT2H       16       —       …	H'FFF77	GRB1L	-									_
HTFFF3       TOR2       8       -       TOB2       TOB1       TOB0       -       TOA2       TOA1       TOA0         HTFF73       16TCNT2L       16       -       -       -       -       TOA2       TOA1       TOA0         HTFF75       16TCNT2L       16       -	H'FFF78	16TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	16-bit timer
HFFF7B       16TCNT2L       16         HFFF7C       GRA2H       16         HFFF7D       GRA2L       16         HFFF7D       GRA2L       16         HFFF7E       GRB2H       16         HFFF7F       GRB2L       16         HFFF7F       GRB2L       16         HFFF7F       GRB2L       16         HFFF80       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0         HFFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       channels C         HFFF82       8TCSR1       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         HFFF83       TCORA0       8 </td <td>H'FFF79</td> <td>TIOR2</td> <td>8</td> <td>_</td> <td>IOB2</td> <td>IOB1</td> <td>IOB0</td> <td>_</td> <td>IOA2</td> <td>IOA1</td> <td>IOA0</td> <td>channel 2</td>	H'FFF79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	channel 2
H'FFF7C       GRA2H       16         H'FFF7C       GRA2L       16         H'FFF7D       GRB2H       16         H'FFF7F       GRB2H       16         H'FFF7F       GRB2L	H'FFF7A	16TCNT2H	16									_
HIFFF7D       GRA2L         HIFFF7D       GRB2H       16         HIFFF7F       GRB2L         HIFFF7F       GRB2L         HIFFF80       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0         HIFFF81       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0         HIFFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         HIFFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         HIFFF84       TCORA0       8       -       -       -       -       -       and 1         HIFFF85       TCORA1       8       -       -       -       -       -       and 1         HIFFF86       TCORB1       8       -	H'FFF7B	16TCNT2L	-									_
HFFF7E       GRB2H       16         HFFF7F       GRB2L         HFFF7F       GRB2L         HFFF80       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer         HFFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer         HFFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         HFFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         HFFF84       TCORA0       8              and 1         HFFF86       TCORA0       8              and 1         HFFF86       TCORA1       8	H'FFF7C	GRA2H	16									_
H'FFF7F       GRB2L         H'FFF80       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer         H'FFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer         H'FFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       and 1         H'FFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF84       TCORA0       8	H'FFF7D	GRA2L	-									_
H'FFF80       8TCR0       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer         H'FFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       8-bit timer       channels 0         H'FFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF84       TCORA0       8	H'FFF7E	GRB2H	16									_
H'FFF81       8TCR1       8       CMIEB       CMIEA       OVIE       CCLR1       CCLR0       CKS2       CKS1       CKS0       and 1         H'FFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF84       TCORA0       8       -	H'FFF7F	GRB2L	-									_
HFFF81       STCKT       S       CMIEB       CMIEA       OVE       CCLKT       CCLK0       CK32       CK31       CK30         H'FFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF84       TCORA0       8	H'FFF80	8TCR0	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-bit timer
H'FFF82       8TCSR0       8       CMFB       CMFA       OVF       ADTE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF83       8TCSR1       8       CMFB       CMFA       OVF       ICE       OIS3       OIS2       OS1       OS0         H'FFF84       TCORA0       8	H'FFF81	8TCR1	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channels 0
H'FFF84       TCORA0       8         H'FFF85       TCORA1       8         H'FF786       TCORB0       8         H'FF787       TCORB1       8         H'FF788       8TCNT0       8         H'FF789       8TCNT1       8         H'FF780            H'FF788             H'FF788             H'FF788              H'FF788              H'FF788              H'FF788              H'FF788              H'FF788              H'FF788       8       OVF       WT/IT       TME        CKS2       CKS1       CKS0       WDT	H'FFF82	8TCSR0	8	CMFB	CMFA	OVF	ADTE	OIS3	OIS2	OS1	OS0	-and 1
H'FFF85       TCORA1       8         H'FFF86       TCORB0       8         H'FFF87       TCORB1       8         H'FFF88       8TCNT0       8         H'FFF89       8TCNT1       8         H'FFF88       8TCNT1       8         H'FFF88       8TCNT1       8         H'FFF88            H'FFF88             H'FFF88             H'FFF88             H'FFF88             H'FFF88              H'FFF88       8       OVF       WT/IT       TME        CKS2       CKS1       CKS0       WDT	H'FFF83	8TCSR1	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0	_
H'FFF86       TCORB0       8         H'FFF87       TCORB1       8         H'FFF88       8TCNT0       8         H'FFF89       8TCNT1       8         H'FFF84             H'FFF84              H'FFF84               H'FFF84               H'FFF88               H'FFF88                H'FFF88       Structure       WT/IT       TME         CKS2       CKS1       CKS0       WDT	H'FFF84	TCORA0	8									_
H'FFF87       TCORB1       8         H'FFF88       8TCNT0       8         H'FFF89       8TCNT1       8         H'FFF89       8TCNT1       8         H'FFF88              H'FFF88               H'FFF88                H'FFF88                H'FFF88                H'FFF88       Structure       WT/IT       TME         CKS2       CKS1       CKS0       WDT	H'FFF85	TCORA1	8									_
H'FFF88       8TCNT0       8         H'FFF89       8TCNT1       8         H'FFF8A       -	H'FFF86	TCORB0	8									_
H'FFF89       8TCNT1       8         H'FFF8A       -	H'FFF87	TCORB1	8									_
H'FFF8A       - </td <td>H'FFF88</td> <td>8TCNT0</td> <td>8</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td>	H'FFF88	8TCNT0	8									_
H'FFF8B — — — — — — — — — — — — — — — — — — —	H'FFF89	8TCNT1	8									_
H'FFF8C TCSR <sup>*3</sup> 8 OVF WT/IT TME — — CKS2 CKS1 CKS0 WDT	H'FFF8A	_		_	_	_	_	_	_	_	_	_
	H'FFF8B	_		_	_	_	—	—	_	—	_	_
H'FFF8D TCNT <sup>*3</sup> 8	H'FFF8C	TCSR*3	8	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT
	H'FFF8D	TCNT*3	8									_
H'FFF8E — — — — — — — —	H'FFF8E	_		_	_	_	_	_	_	_	_	_
H'FFF8F RSTCSR*3 8 WRST	H'FFF8F	RSTCSR*3	8	WRST	_	_	_	_	_	_	_	_

		Data				Bit N	ames				
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFF90	8TCR2	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-bit timer
H'FFF91	8TCR3	8	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	channels 2
H'FFF92	8TCSR2	8	CMFB	CMFA	OVF	_	OIS3	OIS2	OS1	OS0	and 3
H'FFF93	8TCSR3	8	CMFB	CMFA	OVF	ICE	OIS3	OIS2	OS1	OS0	
H'FFF94	TCORA2	8									
H'FFF95	TCORA3	8									
H'FFF96	TCORB2	8									
H'FFF97	TCORB3	8									
H'FFF98	8TCNT2	8									
H'FFF99	8TCNT3	8									
H'FFF9A	_		_	_	_	_	_	_	_	_	
H'FFF9B	_		_	_	_	_	_	_	_	_	
H'FFF9C	DADR0	8									D/A converter
H'FFF9D	DADR1	8									
H'FFF9E	DACR	8	DAOE1	DAOE0	DAE	_	_	_	_	_	
H'FFF9F	Reserved a	rea (acc	ess prohib	oited)							
H'FFFA0	TPMR	8	_	_	_	_	G3NOV	G2NOV	G1NOV	G0NOV	TPC
H'FFFA1	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS0	
H'FFFA2	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	
H'FFFA3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
H'FFFA4	NDRB <sup>*4</sup>	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8	
			NDR15	NDR14	NDR13	NDR12	_	_	_	_	
H'FFFA5	NDRA <sup>*4</sup>	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	
			NDR7	NDR6	NDR5	NDR4	_	_	_	_	
H'FFFA6	NDRB <sup>*4</sup>	8	_	_	_	_	_	_	_	_	
			_	_	_	_	NDR11	NDR10	NDR9	NDR8	
H'FFFA7	NDRA <sup>*4</sup>	8	_	_	_	_	_	_	_	_	
			_	_	_	_	NDR3	NDR2	NDR1	NDR0	
H'FFFA8	_		_	_	_	_	_	_	_	_	
H'FFFA9	_		_	_	_	_	_	_	_	_	
H'FFFAA	_				_					_	
H'FFFAB				_					_	_	
H'FFFAC			_	_	_	_	_	_	_	_	
H'FFFAD	_								_	_	
H'FFFAE			_	_	_	_		_	_		
H'FFFAF	_		_	_	_	_	_	_	_	_	

		Data				Bit I	Names				_
Address F (Low) N	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFFB0 S	SMR	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI channel 0
H'FFFB1 E	BRR	8									_
H'FFFB2	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
H'FFFB3 1	TDR	8									_
H'FFFB4 \$	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	-
H'FFFB5 F	RDR	8									_
H'FFFB6	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF	_
H'FFFB7 F	Reserved a	irea (acc	ess prohil	bited)							
H'FFFB8	SMR	8	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI channel 1
H'FFFB9 E	BRR	8									-
H'FFFBA S	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
H'FFFBB 1	TDR	8									_
H'FFFBC S	SSR	8	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	-
H'FFFBD F	RDR	8									_
H'FFFBE \$	SCMR	8	_	_	_	_	SDIR	SINV	_	SMIF	_
H'FFFBF F	Reserved a	irea (acc	ess prohil	bited)							
H'FFFC0 F	Reserved a	irea (acc	ess prohil	bited)							
H'FFFC1											
H'FFFC2											
H'FFFC3											
H'FFFC4											
H'FFFC5											
H'FFFC6											
H'FFFC7											
H'FFFC8 -	_		_	_	_	_	_	_	_	_	
H'FFFC9 -	_		_	_	_	_	_	_	_	_	_
H'FFFCA -			_	_	_	_	_	_	_	_	-
H'FFFCB -	_		_	_	_	_	_	_	_	_	-
H'FFFCC -	_		_	_	_	_	_	_	_	_	_
H'FFFCD -	_		_	_	_	_	_	_	_	_	-
H'FFFCE -			_	_	_	_	_	_	_	_	_
H'FFFCF -	_		_	_	_	_	_	_	_	_	-
H'FFFD0 F	P1DR	8	P17	P1 <sub>6</sub>	P1₅	P14	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	P1 <sub>0</sub>	Port 1
H'FFFD1 F		8	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2 <sub>0</sub>	Port 2
	P3DR	8	P37	P3 <sub>6</sub>	P35	P3₄	P33	P3 <sub>2</sub>	P3 <sub>1</sub>	P30	Port 3

Rev. 2.00 Sep 20, 2005 page 686 of 800 REJ09B0260-0200

		Data									
Address (Low)	Register Name	Bus Width	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
H'FFFD3	P4DR	8	P4 <sub>7</sub>	P4 <sub>6</sub>	P45	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>0</sub>	Port 4
H'FFFD4	P5DR	8	-	_	_	_	P5 <sub>3</sub>	P5 <sub>2</sub>	P51	P50	Port 5
H'FFFD5	P6DR	8	P67	P6 <sub>6</sub>	P65	P64	P63	P6 <sub>2</sub>	P61	P6 <sub>0</sub>	Port 6
H'FFFD6	P7DR	8	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P74	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>	P7 <sub>0</sub>	Port 7
H'FFFD7	P8DR	8	_	_	_	P84	P8 <sub>3</sub>	P8 <sub>2</sub>	P81	P8 <sub>0</sub>	Port 8
H'FFFD8	P9DR	8	_	_	P95	P94	P9 <sub>3</sub>	P9 <sub>2</sub>	P91	P9 <sub>0</sub>	Port 9
H'FFFD9	PADR	8	PA <sub>7</sub>	PA <sub>6</sub>	$PA_5$	$PA_4$	PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>	PA <sub>0</sub>	Port A
H'FFFDA	PBDR	8	PB <sub>7</sub>	$PB_6$	PB₅	$PB_4$	$PB_3$	$PB_2$	$PB_1$	PB <sub>0</sub>	Port B
H'FFFDB	_		_	_	_	_	_	_	_	_	
H'FFFDC	_		_	_	_	_	_	_	_	_	
H'FFFDD	_		_	_	_	_	_	_	_	_	
H'FFFDE	_		_	_	_	_	_	_	_	_	
H'FFFDF	_		_	—	—	_	—	_	—	_	
H'FFFE0	ADDRAH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D converter
H'FFFE1	ADDRAL	8	AD1	AD0	_	_	_	_	_	_	_
H'FFFE2	ADDRBH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
H'FFFE3	ADDRBL	8	AD1	AD0	_	_	_		_	_	_
H'FFFE4	ADDRCH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
H'FFFE5	ADDRCL	8	AD1	AD0	_	_	_	_	_	_	_
H'FFFE6	ADDRDH	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
H'FFFE7	ADDRDL	8	AD1	AD0	_	_	_	_	_	_	_
H'FFFE8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	_
H'FFFE9	ADCR	8	TRGE	_	_	_	_	_	_	_	


Notes: 1. Writing to bits 6 to 0 of FLMCR2 is prohibited.

- 2. Writing to bits 5 to 3 of BCR is prohibited.
- 3. For the procedure for writing to TCSR, TCNT, and RSTCSR, see section 11.2.4, Notes on Register Access.
- 4. The address depends on the output trigger setting.
- 5. Use byte access on FLMCR1, FLMCR2, EBR, and RAMCR. These registers are not available in a mask ROM version.

Legend:

- WDT: Watchdog timer
- TPC: Programmable timing pattern controller
- SCI: Serial communication interface

## **B.3** Functions





### P1DDR—Port 1 Data Direction Register

### H'EE000


Port 1


Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P1₅DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
(Initial value	1	1	1	1	1	1	1	1
Modes 1 to 4 Read/Write	_	_	_	_	_	_	_	_
Modes 5 to 7 $\begin{cases} \text{Initial value} \\ \text{Decod}(M) \end{cases}$	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
			I	Port 1 inpu	it/output se	elect		
				0 Gen	eric input			
				1 Gen	eric outpu	t		

P2DDR—Port 2 Data I	Direction	Register	]	H'EE001		Port 2			
Bit	7	6	5	4	3	2	1	0	
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	
Modes 1 to 4 $\begin{cases} Initial value \\ Read/Write \end{cases}$	1	1	1	1	1	1	1	1	
Modes 5 to 7 $\begin{cases} Initial value \\ Read/Write \end{cases}$	0 W	0 W	0 W	0 W	0 W	0 W	0 W	0 W	

### Port 2 input/output select

0	Generic input
1	Generic output





### PADDR—Port A Data Direction Register

	Bit	7	6	5	4	3	2	1	0
		PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA₀DDR
Modes 3, 4 $\begin{cases} Initial \\ Read \end{cases}$	value /Write	1	0 W	0 W	0 W	0 W	0 W	0 W	0 W
Modes ∫Initial		0	0	0	0	0	0	0	0
1, 2, 5, 6, 7	Write	W	W	W	W	W	W	W	W
					0 Gei	ut/output s neric input neric outpu			
PBDDR—Port B	Data I	Direction	n Registe	r	H'EE00	A			Port B
PBDDR—Port B	Data I	Direction 6	n <b>Registe</b>	<b>r</b> 4	H'EE00 3	A 2	1	0	Port B
		6	5	4	3	2		0 DR PB0D	
	7	6	5	4	3 DR PB3D 0	2 DR PB2D 0	DR PB1D	DR PB0D	DR

H'EE009




MDCR-Mo	de Conti	ol Regist	er		H'EE0	System control				
Bit	7	6	5	4	3	2 MDS2	1 MDS1	0	]	
Initial value	1	1	0	0	0	* * R	* * R	MDS0 * R		
Read/Write	—	_	—	_	 Mode sele		<u>к</u>	<u></u>		
					Bit 2	Bit 1	Bit 0	0 Operating Mode		
					MD2	MD1	MDo			
						0	0		_	
					0		1	М	lode 1	
					0	1	0	М	lode 2	
						1	1	М	lode 3	
						0	0	М	lode 4	
					1	0	1	M	lode 5	
					1		0	М	lode 6	
						1	1	М	lode 7	

Note: \* Determined by the state of the mode pins (MD\_2 to  $MD_0$ ).


### SYSCR—System Control Register

H'EE012





	,
0	SLEEP instruction causes transition to sleep mode
1	SLEEP instruction causes transition to software standby mode



### IER—IRQ Enable Register

Bit	7	6	5	4	3	2	1	0
			IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
			IR	Q₅ to IRQ₀	enable			
			(	0 IRQ₅ t	o IRQ₀ inte	errupts are	disabled	
				1 IRQ₅ t	o IRQ₀ inte	errupts are	enabled	

H'EE015

H'EE016

### ISR—IRQ Status Register

Bit	7	6	5	4	3	2	1	0
	-	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F
Initial value Read/Write	0	0	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*

#### IRQ5 to IRQ0 flags

Bits 5 to 0	Setting and Clearing Conditions
IRQ5F to IRQ0F	
0	<ul> <li>[Clearing conditions]</li> <li>Read IRQnF when IRQnF = 1, then write 0 in IRQnF.</li> <li>IRQnSC = 0, IRQn input is high, and interrupt exception handling is being carried out.</li> <li>IRQnSC = 1 and IRQn interrupt exception handling is being carried out.</li> </ul>
1	<ul> <li>[Setting conditions]</li> <li>IRQnSC = 0 and IRQn input is low.</li> <li>IRQnSC = 1 and IRQn input changes from high to low.</li> </ul>

(n = 5 to 0)

**Interrupt Controller** 

**Interrupt Controller** 

Note: \* Only 0 can be written to clear the flag.



**IPRA**—Interrupt Priority Register A

H'EE018

Priority level 1 (high priority)


**Interrupt Controller** 

Bit	7	6	5	4	3	2	1	0
	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
			Pr	iority level	A7 to A0			
			(	0 Priority	y level 0 (lo	ow priority)	)	

• Interrupt sources controlled by each bit


	Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DIL	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
IPRA	Interrupt source	IRQ₀	IRQ1	IRQ2, IRQ3	IRQ4, IRQ5		16-bit timer channel 0	16-bit timer channel 1	16-bit timer channel 2

1




· Interrupt sources controlled by each bit


	Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	DIL	IPRB7	IPRB6	—	-	IPRB3	IPRB2		—
IPRB	Interrupt source		8-bit timer channels 2 and 3	—	_	SCI channel 0	SCI channel 1	_	—













Enables or disables ø clock output.





Note:	H8/3024F-ZTAT	This register not provided
	H8/3026F-ZTAT	This register provided
	H8/3024 mask ROM version H8/3026 mask ROM version	

CSCR—Chip Sele	ect Conti	rol Regis	ter	H'	EE01F	Bus controller				
Bit	7	6	5	4	3	2	1	0	_	
	CS7E	CS6E	CS5E	CS5E CS4E		—	—	_		
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	1	1	1	1		
	Chip select 7 to 4 enable									
	[	Bit n			Descripti	22				
		CSnE			Descripti	UII				
		0	Output o	f chip sele	ct signal C	Sn is disa	bled (Initia	al value)		
		1	Output o	f chip sele	ct signal C	Sn is ena	bled			
		(n = 7 to 4	.)							

#### ABWCR—Bus Width Control Register

#### H'EE020


#### **Bus controller**

Bit	7	6	5	4	3	2	1	0
	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0
Modes 1, 3, ${Initial value 5, 6, and 7}$	1	1	1	1	1	1	1	1
Modes 2 {Initial value and 4 Read/Write	0 R/W							

#### Area 7 to 0 bus width control

Bits 7 to 0 ABW7 to ABW0	Bus Width of Access Area
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

Areas 7 to 0 are three-state access areas



1

### WCRH—Wait Control Register H

H'EE022

**Bus controller** 

Bit	7	6		5	4	3		2		1	0	_	
	W71	W70	w	61	W60	W5	1	W50	)	W41	W40		
Initial value Read/Write	1 R/W	1 R/W	R	1 /W	1 R/W	1 R/V	V.	1 R/W		1 R/W	1 R/W	_	
								Area	4 w	ait cont	rol 1 and	0	
								0	0	No pr	rogram w	ait is inse	erted
									1	1 pro	gram wai	it state is	inserted
								1	0	2 pro	gram wai	it states a	are inserted
									1	3 pro	gram wai	it states a	are inserted
					A	rea 5	wa	it contro	ol 1	and 0			
						0 C	)	No pro	gra	m wait i	s inserted	b	
						°   1		1 prog	ram	wait sta	ate is inse	erted	
						1 0	)	2 prog	ram	wait sta	ates are i	nserted	
						1	I	3 prog	ram	wait sta	ates are i	nserted	
						-							
		ſ	Area	6 wa	ait control		-				1		
			0	0	No prog	gram w	vait	is inse	rted				
				1	1 progra	am wa	it s	tate is i	nse	rted			
			1	0	2 progra	am wa	it s	tates a					
			•	1	3 progr	am wa	it s	tates a	re ir	serted			

Area 7 wait control 1 and 0

0	0	No program wait is inserted
	1	1 program wait state is inserted
1	0	2 program wait states are inserted
1.	1	3 program wait states are inserted



WCRL—Wait Control Register L

H'EE023


**Bus controller** 

Bit	7	6	-	5	4		3	2		1	0	_	
	W31	W30	N	/21	W20	W	/11	W10	)	W01	W00		
Initial value Read/Write	1 R/W	1 R/W		1 /W	1 R/W		1 /W	1 R/W		1 R/W	1 R/W		
						Area 1 0 - 1 -	0 1 0	0 1 control No proc 1 progra 2 progra	0 1 0 1 ar gram am v	No pro 1 prog 2 prog 3 prog nd 0 wait is in wait state wait state	I 1 and 0 ogram wait ram wait s ram wait s ram wait s nserted is inserte s are inse s are inse	state is ins states are states are d	serted inserted
		Г	Area		it control 1		-						
			0	0	No prog								
				1	1 progra								
			1	0	2 progra								
			1	1	3 progra	m wa	it stat	tes are i	nser	ted			

Area 3 wait control 1 and 0

0	0	No program wait is inserted
0	1	1 program wait state is inserted
	0	2 program wait states are inserted
1	1	3 program wait states are inserted

### **BCR—Bus Control Register**



**H'EE024** 


0	No idle cycle is inserted in case of consecutive external read cycles for different areas
1	Idle cycle is inserted in case of consecutive external read cycles for different areas

Note: \* These bits can be read and written, but must not be set to 1. Normal operation cannot be guaranteed if 1 is written in these bits.

#### FLMCR (FLMCR1)—Flash Memory Control Register

H'EE030

Flash Memory






### FLMCR (FLMCR2)—Flash Memory Control Register 2

H'EE031 F

**Flash Memory** 



Flash memory error

H8/3024F-ZTAT	This register not provided
H8/3026F-ZTAT	This register provided
H8/3024 mask ROM version H8/3026 mask ROM version	This register not provided

Note: Writes to FLMCR2 are prohibited.



### EBR (EBR1)—Erase Block Register

#### H'EE032

#### **Flash Memory**

Bit	7	6	5	4	3	2	1	0
	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Modes 1 to {Initial value	0	0	0	0	0	0	0	0
4, and 6 {Read/Write	R	R	R	R	R	R	R	R
Modes 5 {Initial value	0	0	0	0	0	0	0	0
and 7 {Read/Write	R	R/W						

Block 7 to 0

0	Block EB7 to EB0 is not selected (Initial value)
1	Block EB7 to EB0 is selected

Note: When not erasing, clear EBR to H'00.

Writes are invalid.

A value of 1 cannot be set in this register in mode 6.

H8/3024F-ZTAT	This register provided
H8/3026F-ZTAT	This register provided (EBR1)
H8/3024 mask ROM version H8/3026 mask ROM version	This register not provided



### EBR (EBR2)—Erase Block Register 2

Bit	7	6	5	4	3	2	1	0
	—	—	—	_	EB11	EB10	EB9	EB8
Modes 1 to { Initial value 4, and 6 { Read/Write	0 R							
Modes 5 and 7 { Initial value Read/Write	0 R/W							

H'EE033

#### Block 11 to 8

0	Block EB11 to EB8 is not selected	(Initial value)
1	Block EB11 to EB8 is selected	

**Flash Memory** 

#### Note: When not erasing, clear EBR to H'00. A value of 1 cannot be set in this register in mode 6.

H8/3024F-ZTAT	This register not provided
H8/3026F-ZTAT	This register provided
H8/3024 mask ROM version H8/3026 mask ROM version	This register not provided




### P4PCR—Port 4 Input Pull-Up Control Register

H'EE03E

Port 4

Bit	7	6	5	4	3	2	1	0
	P47PCR	P46PCR	P45PCR	P44PCR	P43PCR	P42PCR	P41PCR	P40PCR
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
itead/write								
		Po	ort 4 input	pull-up cor	ntrol 7 to 0			
			) Input p	oull-up tran	sistor is of	f		
		1	I Input p	oull-up tran	sistor is or	า		
		No	te: Valid w	hen the co	orrespondi	ng P4DDR	bit is clea	red to 0

Iote: Valid when the corresponding P4DDR bit is cleared (designating generic input).



Note: Valid when the corresponding P5DDR bit is cleared to 0 (designating generic input).

RAMCR—RAM Control Register				H'EE0	Flash Memory			
Bit	7	6	5	4	3	2	1	0
	_	—	_	_	RAMS	RAM2	RAM1	—
Modes ∫ Initial value	1	1	1	1	0	0	0	1
1 to 4	—	—	—	_	R	R	R	—
Modes ∫ Initial value	1	1	1	1	0	0	0	1
5 to 7	_	_	_		R/W*	R/W*	R/W*	
		Reser	ved bits					

#### RAM select, RAM2, RAM1

Bit 3	Bit 2	Bit 1	RAM Area	RAM Emulation Status
RAMS	RAM2	RAM1		RAM Emulation Status
0	0/1	0/1	H'FFF000 to H'FFF3FF	No emulation
1	0	0	H'000000 to H'0003FF	Mapping RAM
		1	H'000400 to H'0007FF	
	1	0	H'000800 to H'000BFF	
		1	H'000C00 to H'000FFF	

Note: \* In mode 6 (single-chip normal mode), flash memory emulation by RAM is not supported; these bits can be modified, but must not be set to 1.

H8/3024F-ZTAT	This register provided
H8/3026F-ZTAT	This register provided (bit specification below)
H8/3024 mask ROM version H8/3026 mask ROM version	This register not provided

RAMCR (H8/3026F-	ZTAT)-	H'E	E <b>077</b>	Flash Memory				
Bit	7	6	5	4	3	2	1	0
		—	_	—	RAMS	RAM2	RAM1	RAM0
Modes (Initial value	1	1	1	1	0	0	0	0
1 to 4	—	—	—	—	R	R	R	R
Modes ∫Initial value	1	1	1	1	0	0	0	0
5 to 7			_		R/W	R/W	R/W	R/W



### FLMSR-Flash Memory Status Register

Bit	7	6	5	4	3	2	1	0					
	FLER	—	_	—	_	—	_						
Initial value	0	1	1	1	1	1	1	1					
R/W	R	R	—	—	—	—	_	—	—				
			Reserved bits										

#### Flash memory error

Bit 7	Description
FLER	Description
0	Flash memory program/erase protection (error protection <sup>*1</sup> ) is disabled (Initial value) [Clearing condition] WDT reset, reset via the RES pin, or hardware standby mode
1	<ul> <li>An error has occurred during flash memory programming/erasing, and error protection<sup>*1</sup> is enabled</li> <li>[Setting conditions]</li> <li>When flash memory is read<sup>*2</sup> during programming/erasing (including a vector read or instruction fetch, but excluding reads in a RAM area overlapping flash memory space)</li> <li>Immediately after the start of exception handling during programming/erasing (but excluding reset, illegal instruction, trap instruction, and division-by-zero exception handling)<sup>*3</sup></li> <li>When a SLEEP instruction (including software standby) is executed during programming/erasing</li> <li>When the bus is released during programming/erasing</li> </ul>


H'EE07D

**Flash Memory** 


Notes: 1. See 17.7.3, Error Protection, for details.

- 2. The read value in this case is undefined.
- 3. Before the exception handling stack or vector read is performed.

H8/3024F-ZTAT	This register provided
H8/3026F-ZTAT	This register not provided (FLER bit in FLMCR2)
H8/3024 mask ROM version H8/3026 mask ROM version	This register not provided



0	16TCNT2 is halted	(Initial value)
1	16TCNT2 is counting	




0	Channel 2 timer counter (16TCNT2) operates independently (16TCNT2 presetting/clearing is independent of other channels) (Initial value)
1	Channel 2 operates synchronously Synchronous presetting/synchronous clearing of 16TCNT2 is possible

TMDR—Timer Mode Register

H'FFF62

**16-bit timer (all channels)** 




#### Phase counting mode

0	Channel 2 operates normally (Initial value)
1	Channel 2 operates in phase counting mode

### TOLR—Timer Output Level Setting Register H'FFF63

**16-bit timer (all channels)** 



### TISRA—Timer Interrupt Status Register A

16-bit timer (all channels)

	Bit:	7	6	5	4	3	2	1	0		
		_	IMIEA2	IMIEA1	IMIEA0	_	IMFA2	IMFA1	IMFA0		
	Initial value:	1	0	0	0	1	0	0	0		
	Read/Write:	—	R/W	R/W	R/W	—	<u>R/(W)*</u>	<u>R/(W)*</u>	<u>R/(W)*</u>		
	Inpu	0	[Setting of 16TCN 16TCN GRA0 f	condition FA0 when condition T0=GRA T0 value function	ons] en IMFA0 ns] A0 when e is trans s as an ir	=1, the GRA0 ferred	en write 0 functions to GRA0 apture reg	as an o by an in	utput con	npare re	•
	Input capture/compare match flag A1           0         [Clearing conditions]         (Initial value)           Read IMFA1 when IMFA1=1, then write 0 in IMFA1         [Setting conditions]         (Initial value)           1         16TCNT1=GRA1 when GRA1 functions as an output compare register.         1         16TCNT1 value is transferred to GRA1 by an input capture signal when GRA1 functions as an input capture register.									r.	
	Input capt	ure/con	npare mato	h flag A	2						
		•	conditions A2 when I	-	1, then w	rite 0 i	n IMFA2		(Initial)	/alue)	
		<ul> <li>[Setting conditions]</li> <li>16TCNT2=GRA2 when GRA2 functions as an output compare register.</li> <li>16TCNT2 value is transferred to GRA2 by an input capture signal when GRA2 functions as an input capture register.</li> </ul>									
Inp	ut capture/coi	mpare i	match inter	rupt ena	able A0						
	D IMIA0 int	errupt r	equested l	by IMFA	0 flag is	disable	ed	(Init	ial value)		
	1 IMIA0 int	errupt r	equested l	by IMFA	0 is enat	oled					
Input ca	apture/compa	re matc	h interrupt	enable	A1						
0	IMIA1 interru	pt reque	ested by IN	/IFA1 fla	is disal	bled		(Initial va	alue)		
1	IMIA1 interru	pt reque	ested by IN	/IFA1 is	enabled						
	e/compare ma		•				(1		1		

H'FFF64

0	IMIA2 interrupt requested by IMFA2 flag is disabled	(Initial value)
1	IMIA2 interrupt requested by IMFA2 is enabled	

Note: \* Only 0 can be written to clear the flag.

#### TISRB—Timer Interrupt Status Register B H'FFF65

16-bit timer (all channels)

		Bit:			7	6	5	4	3	2	1	0		
					_	IMIEB2	IMIEB1	IMIEB0	_	IMFB2	IMFB1	IMFB0		
		Initial value:			1	0	0	0	1	0	0	0		
		Rea	ad/Wr	ite:		R/W	R/W	R/W	—	<u>R/(W)*</u>	<u>R/(W)*</u>	<u>R/(W)*</u>		
		Input capture/compare match flag B0												
		0         [Clearing condition]         (Initial view)           Read IMFB0 when IMFB0=1, then write 0 in IMFB0.         (Initial view)										alue)		
		1         [Setting conditions]           • 16TCNT0=GRB0 when GRB0 functions as an output compare regist           • 16TCNT0 value is transferred to GRB0 by an input capture signal wh functions as an input capture register.												
				 Input	captur	e/compar	e match	flag B1						
				0	-	aring con d IMFB1	-	FB1=1, t	hen wr	ite 0 in IN	IFB1.	(	(Initial value)	· ]
				1	• 16		GRB1 w alue is ti	ransferre	d to GI	RB1 by ar	n input c	•	e register. gnal when	
			 Input	captu	ire/com	pare mat	ch flag E	32						
			0	-	•	condition] B2 when		1, then w	rite 0 iı	n IMFB2.		(Initial	value)	
		1       [Setting conditions]         • 16TCNT2=GRB2 when GRB2 functions as an output compare register.         • 16TCNT2 value is transferred to GRB2 by an input capture signal when GRB2 functions as an input capture register.												
	Ι.	-		,										
					•	natch inte	•		dicable	, d	/Init	ial value)	7	
		0       IMIB0 interrupt requested by IMFB0 flag is disabled       (Initial value)         1       IMIB0 interrupt requested by IMFB0 is enabled												
		·			nuprit	squesteu			neu					
Ir	hput c	aptu	re/cor	npare	e matcl	n interrup	t enable	B1						
	0					sted by IN		-	oled		(Initial va	alue)		
	1	IMI	31 inte	errup	t reque	sted by I	MFB1 is	enabled						
 Input c	aptur	e/co	mpare	e mat	ch inte	rrupt enat	ole B2							
0			-			by IMFB2		lisabled		(Initia	l value)	]		

1 IMIB2 interrupt requested by IMFB2 is enabled

Note: \* Only 0 can be written to clear the flag.

### TISRC—Timer Interrupt Status Register C H'FFF66

16-bit timer (all channels)

	Bit:		7	6	5	4	3	2	1	0
						OVIE0			OVF1	
		value:	1	0	0	0	1	0	0	0
	Read	/Write:	_			R/W	_	<u>R/(W)*</u>	<u>R/(W)*</u>	<u>R/(W)</u>
			Overflov	w flag 0 ·						
				Clearing Read OV		n] i OVF0 =	1, ther	n write 0	•	l value )
			1 -	Setting c 6TCNT0		l wed from	H'FFF	F to H'00	000.	
		Overf	low flag	1						
		0	-	ng condi OVF1 wł	-	1 = 1, the	en write	e 0 in OV	•	l value
		1		g conditi IT1 over		om H'FF	FF to F	1'0000.		
	0	verflow fl	ag 2							
		[Cle	aring co	-	VF2 = 1	, then wr	ite 0 in	OVF2.	(Initial	value)
		16T		verflowe		'FFFF to to H'FFF		О,		
	Overflov	w interru	nt enabl	e ()						
			•		by OVF	) flag is d	lisabled	) k	Initial va	lue)
			•		•	) flag is e				
 Over	flow inter	runt ens	hle 1							
	1			ed by OV	/F1 flag	s disable	d	(Initial	value)	
1	-	nterrupt		-	-			1	,	

## Overflow interrupt enable 2

0	OVI2 interrupt requested by OVF2 flag is disabled	(Initial value)
1	OVI2 interrupt requested by OVF2 flag is enabled	

Note: \* Only 0 can be written to clear the flag.

## 16TCR0—Timer Control Register 0

H'FFF68

16-bit timer channel 0

Bit		7	6		5	4		3	2	1	0
		-	CCLR1	c	CLR0	CKEG	1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value Read/Write		1	0 R/W		0 R/W	0 R/W		0 R/W	0 R/W	0 R/W	0 R/W
	т	imer pr	escaler 2	2 to (	0 —						
	Γ	Bit 2	Bit 1		Bit 0						
		TPSC2	TPSC	21	TPSC	0			Descripti	on	
					0	Int	erna	al clock:	ф	(Initi	al value)
			0	Ī	1	Int	erna	al clock:	¢/2		
		0			0	Int	erna	al clock:	ф/4		
			1	Ī	1	Int	erna	al clock:	ф/8		
	-		0		0	Ex	terr	nal clock	A: TCLKA	input	
			0		1	Ex	terr	nal clock	B: TCLKB	input	
		1			0	Ex	terr	nal clock	C: TCLKC	input	
			1		1	Ex	terr	nal clock	D: TCLKD	input	
Clask		. 1	10								
Bit	-	e 1 and Bit 3								_	
			-			Desc	ripti	on			
CKI		CKEC		ainc	odaoo	oounte d	-	//	nitial value	<u>,</u>	
		1		-	-	counted		()	nitial value	<u>;)</u>	
					dges co	counted	1			_	
				un e	euges co	Junied					

### Counter clear 1 and 0

Bit 6	Bit 5	Description	
CCLR1	CCLR0	Description	
0	0	16TCNT is not cleared (Initial value	e)
0	1	16TCNT is cleared by GRA compare match or input capture	
1	0	16TCNT is cleared by GRB compare match or input capture	
	1	Synchronous clear: 16TCNT is cleared in synchronization with other synchronized timers	



## TIOR0—Timer I/O Control Register 0

### H'FFF69


## 16-bit timer channel 0

Bit:	7	6	5	4	3	2	1	0
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
Initial value:	1	0	0	0	1	0	0	0
Read/Write:	_	R/W	R/W	R/W	—	R/W	R/W	R/W
I/O control A2	to AU							
Bit 2 B	it 1	Bit 0				Da		

Bit 2	Bit 1	Bit 0									
IOA2	IOA1	IOA0		Description							
	0	0	GRA is an output	No output at compare match (Initial value)							
	0	1	compare register	0 output at GRA compare match							
0		0		1 output at GRA compare match							
	1	1		Output toggles at GRA compare match (1 output on channel 2)							
	0	0	GRA is an input	GRA captures rising edges of input							
1		1	capture register	GRA captures falling edges of input							
	1	0		GRB captures both edges of input							
		1									

## I/O control B2 to B0

Bit 6	Bit 5	Bit 4		Description
IOB2	IOB1	IOB0		Description
	0	0	GRB is an output	No output at compare match (Initial value)
	0	1	compare register	0 output at GRB compare match
0		0		1 output at GRB compare match
	1	1		Output toggles at GRB compare match (1 output on channel 2)
	0	0	GRB is an input	GRB captures rising edges of input
1	Ŭ	1	capture register	GRB captures falling edges of input
	1	0		GRB captures both edges of input
		1		



TIOR1—T	H'FFF71					16-bit timer channel 1										
	Bit	t	7	6		5		4	3		2		1	C	)	
				IOE	32	IOB1	10	OB0	_	-	IOA2	10	DA1	IO	A0	
Initial	value		1	0	•	0	•	0	1	•	0	•	0	C	)	
Read	/Write	<b>;</b> .	_	R/\	V	R/W	F	R/W	_	-	R/W	F	R/W	R/	W	
Note: Bit functions are the same as for 16-bit timer channel 0.																
16TCNT1	16TCNT1 H/L—Timer Counter 1 H/L       H'FFF72, H'FFF73       16-bit timer channel 1															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit functions are the same as for 16-bit timer channel 0.         GRA1 H/L—General Register A1 H/L       H'FFF74, H'FFF75       16-bit timer channel 1																
GRA1 H/L	—Ge	neral	l Regi	ister .	A1 H	/L	]	H'FF	<b>F74,</b> ]	H'FF	F75	10	6-bit 1	timer	char	mel 1
<b>GRA1 H/L</b> Bit	— <b>Ge</b> 15	nera	l <b>Reg</b> i 13	ister 1	<b>A1 H</b>	/L 10	9	H'FF 8	<b>F74,</b> 2	H'FF 6	<b>F75</b>	1 4	<b>6-bit</b> 1 3	timer 2	r chan	<b>nel 1</b>
			0						,							
Bit Initial value	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Initial value Read/Write	15 1 R/W	14 1 R/W	13 1 R/W	12 1 R/W	11 1 R/W	10	9 1 R/W	8 1 R/W	7 1 R/W	6 1 R/W	5 1 R/W	4	3	2	1	0
Bit Initial value Read/Write	15 1 R/W e: Bit	14 1 R/W	13 1 R/W	12 1 R/W are th	11 1 R/W	10 1 R/W	9 1 R/W s for 1	8 1 R/W 6-bit	7 1 R/W	6 1 R/W chanr	5 1 R/W nel 0.	4 1 R/W	3 1 R/W	2 1 R/W	1 1 R/W	0
Bit Initial value Read/Write Not	15 1 R/W e: Bit	14 1 R/W	13 1 R/W	12 1 R/W are th	11 1 R/W	10 1 R/W	9 1 R/W s for 1	8 1 R/W 6-bit	7 1 R/W timer	6 1 R/W chanr	5 1 R/W nel 0.	4 1 R/W	3 1 R/W	2 1 R/W	1 1 R/W	0 1 R/W
Bit Initial value Read/Write Not <b>GRB1 H/L</b>	15 1 R/W e: Bit	14 1 R/W t funct	13 1 R/W tions a	12 1 R/W are th	11 1 R/W ne sa B1 H/	10 1 R/W me as	9 1 R/W s for 1	8 1 R/W 6-bit <b>H'FF</b>	7 1 R/W timer <b>F76,</b> 2	6 1 R/W chanr H'FF	5 1 R/W nel 0. <b>F77</b>	4 1 R/W	3 1 R/W	2 1 R/W	1 1 R/W	0 1 R/W
Bit Initial value Read/Write Not <b>GRB1 H/L</b>	15 1 R/W e: Bit	14 1 R/W t funct	13 1 R/W tions a	12 1 R/W are th	11 1 R/W ne sa B1 H/	10 1 R/W me as	9 1 R/W s for 1	8 1 R/W 6-bit <b>H'FF</b>	7 1 R/W timer <b>F76,</b> 2	6 1 R/W chanr H'FF	5 1 R/W nel 0. <b>F77</b>	4 1 R/W	3 1 R/W	2 1 R/W	1 1 R/W	0 1 R/W
Bit Initial value Read/Write Not <b>GRB1 H/L</b> Bit	15 1 R/W e: Bit Ge 15 1	14 1 R/W t funct neral 14 1	13 1 R/W tions a 13 13 1	12 1 R/W are th ister 1 12 1	11 1 R/W ne sa <b>B1 H</b> / 11 1	10 1 R/W me as /L 10	9 1 R/W s for 1 9 1	8 1 R/W 6-bit H'FF 8 2	7 1 R/W timer <b>F76,</b> 2 7	6 1 R/W chanr H'FF 6 1	5 1 R/W nel 0. <b>F77</b> 5	4 1 R/W 10 4	3 1 R/W 6-bit 1 3 1	2 1 R/W timer 2 1	1 1 R/W	0 1 R/W mel 1 0 1

## 16TCR2 Timer Control Register 2


Bit	7	6	5	4	3	2	1	0
	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	R/W						

**H'FFF78** 

16-bit timer channel 2

Notes: 1. Bit functions are the same as for 16-bit timer channel 0.

2. When phase counting mode is selected in channel 2, the settings of bits CKEG1 and CKEG0 and TPSC2 to TPSC0 in 16TCR2 are ignored.



Phase counting mode : up/down counter Other mode : up-counter

GRA2 H/L	/L	H'FFF7C, H'FFF7D						16-bit timer channel 2								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
										chann		1.	<u> </u>		-1	
Note										chann		10	5-bit 1	timer	char	mel 2
												10	<b>5-bit</b> 1 3	timer 2	<b>char</b> 1	<b>nnel 2</b>
GRB2 H/L	—Ge	neral	Regi	ster I	B2 H/	L	H	'FFF	<b>7E,</b> H	l'FFF	7 <b>F</b>					


Note: Bit functions are the same as for 16-bit timer channel 0.



## 8TCR0—Timer Control Register 0 8TCR1—Timer Control Register 1

### H'FFF80 H'FFF81

8-bit timer channel 0 8-bit timer channel 1



CMIB interrupt requested by CMFB is disabled
 CMIB interrupt requested by CMFB is enabled

### 8TCSR0—Timer Control/Status Register 0

H'FFF82

### 8-bit timer channel 0

	Bit	7	6		5	4		3	2	2	1	0	_		
		CMFB	CMF	A	OVF	ADT	=   OI	S3	OI	S2	OS1	OS0			
	al value ad/Write	0 R/(W)*1	0 R/(W)	)*1 I	0 २/(W)*1	0 R/W		D /W		) W	0 R/W	0 R/W	_		
				_							ct A1 and	d A0		_	
									Bit 1 OS1	Bit 0 OS0	- I	Descriptio	n		
										0	No cha	nge at co	mpare match A		
									0	1	0 outpu	t at comp	are match A		
										0	1 outpu	t at comp	pare match A		
									1	1	Output match		at compare		
											1		<b>D</b> 0		
							ICE i		it cap Bit 3	ture ec Bit 2	ige selec	t B3 and	BZ		1
							8TCS		DIS3	OIS2		Descri	otion		
									0	0	No cha	nge at co	mpare match E	3	1
									0	1	0 outpu	t at comp	pare match B		]
							0		1	0	1 outpu	t at comp	pare match B		
									'	1	Output	toggles a	it compare mat	ch B	-
									0	0	TCORE	input ca	pture on rising	edge	-
								⊢		1			pture on falling		-
							1		1	0 1		input ca	pture on both r s	ising	
					A	∣ VD trigg	er enabl	e							
					[-	RGE*2	Bit 4					Descrip	tion		
							ADTE	A / F						A	to real
						0	0			re disal		ests by c	ompare match	A or an ex	ternal
						0	1			verter s re disal		ests by c	ompare match	A or an ex	ternal
						4	0	A/C	) conv	verter s	tart requ		n external trigg ompare match		
						1	1						ompare match n external trigg		
				Time	er overfl	ow flag									
				0	-	ring con	dition]								
				0	-			= 1,	then	write 0	in OVF.	_			
				1		ng cond IT overfl		m H'F	F to I	H'00.					
		Co	 mpare	matc	n flag A										
		C			condit	ion] en CMF	A = 1. tł	nen w	rite 0	in CM	FA.				
		1	[Se	etting	conditic = TCOR	n]	,								
C	oro mot-				1001										
		h/input cap condition	· · · · ·	ag В											
0	Read C	AFB when	CMFB	5 = 1, 1	hen wri	te 0 in C	MFB.								
		conditions = TCORB	]												

 1
 8TCNT = TCORB

 • The 8TCNT value is transferred to TCORB by an input capture signal when TCORB functions as an input capture register.

Notes: 1. Only 0 can be written to bits 7 to 5 to clear these flags. 2. TRGE is bit 7 of the A/D control register (ADCR).



## 8TCSR1—Timer Control/Status Register 1

H'FFF83

8-bit timer channel 1

Bit	7	6	5	4	Ļ	3	2	2	1	0	
	CMFB	CMFA	OV	F IC	E	OIS3	0	S2	OS1	OS0	]
Initial value	0	0	0			0		)	0	0	1
Read/Write	R/(W)*	R/(W)*				R/W		w	R/W	R/W	
							Outp	ut sele	ct A1 an	d A0	
							Bit 1 OS1			Descriptio	n
								0	No cha	inge at co	mpare match A
							0	1	0 outpu	ut at comp	are match A
							1	0	1 outpu	ut at comp	are match A
							1	1	Output	toggles a	t compare match A
										4 D0 and 1	
						· ·	· ·		ge selec	t B3 and E	32
						ICE in 8TCSR1	Bit 3 OIS3	Bit 2 OIS2		Des	scription
					-			0	No cha	nge at co	mpare match B
							0	1		•	are match B
						0		0			are match B
							1	1			t compare match B
					F			0			oture on rising edge
							0	1			oture on falling edge
						1		0			oture on both rising
						·	1	1		ing edges	•
						apture en					
				0	_	TCORB is		·			
				1		TCORB is	s an inp	out cap	ture regi	ster	
		·	Timer ov	erflow flag	g						
		]	0 [CI	learing co	ondit	tion]					
			Re			n OVF =	1, then	write 0	in OVF	·	
				etting cor		on] ws from H	'EE to k				
		L	01		mov	NS 11011111		100.			
	Co	mpare n	natch/inp	ut captur	e fla	ig A					
			aring con								
		Rea			IFA	= 1, then	write 0	in CM	=A.		
	1		ting cond NT = TC								
C	ompare ma	atch/inpu	it capture	e flag B							

0	[Clearing condition] Read CMFB when CMFB = 1, then write 0 in CMFB.
1	<ul> <li>[Setting conditions]</li> <li>8TCNT = TCORB</li> <li>The 8TCNT value is transferred to TCORB by an input capture signal when TCORB functions as an input capture register.</li> </ul>

Note: \* Only 0 can be written to bits 7 to 5 to clear these flags.




TCORA0– TCORA1–				~					FFF8 FFF8							annel ( annel 1	
				тсо	RA0							тс	ORA1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2		1 0	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1 1	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	/ R/W	/ R/\	// R/	W R/	W R/W	
TCORB0-	-Tim	e Cor	nstant	Reg	ister	BO		Н	FFF	36			8-bi	t tim	er cl	annel (	)
TCORB1-				0					FFF					• •		annel 1	
				_													
				тсо	RB0							TC	ORB1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2		I 0	
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1 1	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	/ R/W	/ R/\	// R/	W R/	W R/W	
8TCNT0-	Time	er Co	unter	0				н	'FFF	88			8-hi	t tim	er cl	annel (	<u> </u>
8TCNT1				•					FFF					• •		annel 1	-
8TCNT0												8TCI	NT1				
Bi	t 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Initial value		•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	e R/\	// R//	V R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	




## H'FFF8C

WDT



Ŭ	Read OVF when $OVF = 1$ , then write 0 in
1	[Setting condition] TCNT changes from H'FF to H'00

Note: \* Only 0 can be written to clear the flag.



Note: \* Only 0 can be written in bit 7 to clear the flag.

## Appendix B Internal I/O Registers

## 8TCR2—Timer Control Register 2 8TCR3—Timer Control Register 3

### H'FFF90 H'FFF91

## 8-bit timer channel 2 8-bit timer channel 3

Bit	7	6	5	4	:	3	2	1	0			
	CMIEB	CMIE	A OVIE	CCLR	1 CC	LR0	CKS2	CKS1	CKS0			
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W		) /W	0 R/W	0 R/W	0 R/W			
					Clock	select	2 to 0					
					CSK2	CSK1	I CSK0		De	scription		
						0	0	Clock inp	ut is disabl	ed		
					•		1	Internal cl	ock: count	ed on rising edge of \$\phi/8		
					0	1	0	Internal cl	ock: count	ed on rising edge of \$\$/64		
						'	1	Internal cl	ock: count	ed on rising edge of \$\phi/8192		
						0	0	Channel 2: Count on 8TCNT3 overflow signal* Channel 3: Count on 8TCNT2 compare match A*				
					1		1	External c	clock: coun	ted on falling edge		
						1	0	External of	clock: coun	ted on rising edge		
						'	1	External c falling ed		ted on both rising and		
					Note:	and	that of ch	nannel 3 is	the 8TCN	e 8TCNT3 overflow signal T2 compare match signal, d. Do not use this setting.		
				Counter	clear 1	and 0	1					
				0	) Cle	aring i	s disable	ed				
				0 1	Cle	ared b	y compa	are match A	4			
				1 0	) Cle	ared b	y compa	are match E	3/input cap	uture B		
				1	Cle	ared b	y input o	capture B				
			T:				-					
				overflow interrupt enable OVI interrupt requested by OVF is disabled								
				JVIIIIteli	upriec	luesie		is enable	u			
		Com	pare match ir	nterrupt e	enable /	Ą						
		0	CMIA interr	upt requ	ested b	y CMF	A is disa	abled				
		1	CMIA interr	upt requ	ested b	y CMF	A is ena	bled				
	Compare match interrupt enable B											


### Compare match interrupt enable B

	0	CMIB interrupt requested by CMFB is disabled
ſ	1	CMIB interrupt requested by CMFB is enabled

## 8TCSR2—Timer Control/Status Register 2 8TCSR3—Timer Control/Status Register 3


8-bit timer channel 2 **H'FFF92** H'FFF93


8-bit timer channel 3





Note: \* Only 0 can be written to bits 7 to 5 to clear these flags.






0	DA1 analog output is disabled
1	Channel-1 D/A conversion and DA1 analog output are enabled

## **TPMR—TPC Output Mode Register**

## **H'FFFA0**

TPC



0	compare match A in the selected 16-bit timer channel
1	Non-overlapping TPC output in group 3, controlled by compare match A and B in the selected 16-bit timer channel



## TPCR—TPC Output Control Register

### H'FFFA1

TPC

Bit	7	6	5	4		3		2	1	0	
	G3CMS1	G3CMS0	G2CMS1	G2CMS	0 G1C	MS1	G10	CMS0	G0CMS1	G0CMS0	
Initial value	1	1	1	1		1		1	1	1	]
Read/Write	R/W	R/W	R/W	R/W	R	W	R	/W	R/W	R/W	
						Gro	up 0 c	ompare	match se	lect 1 and 0	
						В	it 1	Bit 0	40.0	Timer Ohen	a d Oala stad an Outsut Triansa
						G00	CMS1	G0CM	S0 16-BI	Timer Chani	nel Selected as Output Trigger
							0	0			0 (TP3 to TP0) is triggered by 16-bit timer channel 0
							0	1			) (TP3 to TP0) is triggered by 16-bit timer channel 1
							1	0	TPC o	output group (	) (TP3 to TP0) is triggered by
							1	1	compa	are match in 1	16-bit timer channel 2
				G	Group 1 c	ompar	e mat	ch selec	t 1 and 0		
					Bit 3	Bit		16-Bit T	imer Cha	nel Selected	as Output Trigger
				0	G1CMS1	G1CN	л <u>s</u> о				
					0	0				1 (TP7 to TP4 16-bit timer c	i) is triggered by hannel 0
					0	1				1 (TP7 to TP4 16-bit timer c	i) is triggered by hannel 1
					1	0	1	PC out	put aroup	1 (TP7 to TP4	i) is triggered by
						1				16-bit timer c	
		Group 2	compare n	natch sele	ect 1 and	0					
		Bit 5	Bit 4			16-Bit	Time	r Chann	el Selecte	d as Output 1	Frigger
		G2CMS		-							
		0	0	_				<u>/</u>			match in 16-bit timer channel 0
			0	IPC 0	utput gro	up 2 (	IP11 to	5 I P8) IS	s triggered	by compare	match in 16-bit timer channel 1
		1	1	TPC o	utput gro	up 2 (	TP11 to	o TP8) is	s triggered	by compare	match in 16-bit timer channel 2
	Group 3 co	ompare matc	h select 1 a	nd 0							

Group 3 compare match select 1 and 0

Bit 7	Bit 6	16 Dit Timer Channel Selected on Output Triager
G3CMS1	G3CMS0	16-Bit Timer Channel Selected as Output Trigger
0	0	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channel 0
0	1	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channel 1
4	0	TPC output group 3 (TP15 to TP12) is triggered by compare match in 16-bit timer channel 2
1	1	The output group 5 (This to This) is triggered by compare match in To-bit timer channel 2

NDERB—I	Next Data	Enable Re	gister B	H'	FFFA2			TPC
Bit	7	6	5	4	3	2	1	0
	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
				Next data e	ا nable 15 to 8	3		
		Bits 7 to	o 0					
		NDER1 to NDE	-		Descriptio	n		
		0		outputs TP1: R15 to NDR8	7 to PB0)			
		1	TPC	outputs TP1	to TP8 are	enabled		

NDERA—I	Next Data	Enable Re	gister A	H'	FFFA3			TPC	
Bit	7	6	5	4	3	2	1	0	
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0	
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	

1

NI	1 - 1 -		-	
Next	data	enable	1	του

(NDR15 to NDR8 are transferred to PB7 to PB0)

Bits 7 to 0	
NDER7 to NDER0	Description
0	TPC outputs TP7 to TP0 are disabled (NDR7 to NDR0 are not transferred to PA7 to PA0)
1	TPC outputs TP7 to TP0 are enabled (NDR7 to NDR0 are transferred to PA7 to PA0)

## NDRB—Next Data Register B

## H'FFFA4/H'FFFA6

TPC

Same trigger for TPC output groups 2 and 3 • - Address H'FFFA4

Bit	7	6	5	4	3	2	1	0
	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	S	store the nex	 t output data	1		Store the n	ext output d	ata

for TPC output group 3

for TPC output group 2

- Address H'FFFA6

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	_	_	—	—
Initial value Read/Write	1	1	1	1	1	1	1	1

- Different triggers for TPC output groups 2 and 3 •
  - Address H'FFFA4

Bit	7	6	5	4	3	2	1	0
	NDR15	NDR14	NDR13	NDR12		_	—	—
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	1	1	1	1

Store the next output data for TPC output group 3

- Address H'FFFA6

Bit	7	6	5	4	3	2	1	0
		—	—	—	NDR11	NDR10	NDR9	NDR8
Initial value Read/Write	1	1	1	1	0 R/W	0 R/W	0 R/W	0 R/W

Store the next output data for TPC output group 2

## NDRA—Next Data Register A

Same trigger for TPC output groups 0 and 1
 Address H'FFFA5

Bit	7	6	5	4	3	2	1	0
	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
Initial value Read/Write	0 R/W							


Store the next output data for TPC output group 1

Store the next output data for TPC output group 0

- Address H'FFFA7

	—	—	—	—	—	—	—
Initial value 1 Read/Write —	1	1	1	1	1	1	1

- Different triggers for TPC output groups 0 and 1
  - Address H'FFFA5



Store the next output data for TPC output group 1

- Address H'FFFA7




## RENESAS

H'FFFA5/H'FFFA7

## SMR—Serial Mode Register

H'FFFB0

SCI0




1	Synchronous mode
---	------------------

GSM mode (for smart card interface)

0	TEND flag is set 12.5 etu* after start bit
1	TEND flag is set 11.0 etu* after start bit

Note: \* etu: Elementary time unit (time required to transmit one bit)

# Renesas







### SCR—Serial Control Register

### H'FFFB2

SCI0










### SSR—Serial Status Register


### H'FFFB4

SCI0



Data is transferred from TDR to TSR, enabling new data to be

Note: \* Only 0 can be written, to clear the flag.



Bit	7	6	5	4	3	2	1	0
	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
Initial value Read/Write	0 R/W							

Note: Bit functions are the same as for SCI0.

BRR—Bit	Rate Regis	ster		H']	FFFB9			SCI1
Bit	7	6	5	4	3	2	1	0
Initial value Read/Write	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W
Note: Bit	functions ar							
SCR—Seri	al Control	Register		H'I	FFFBA			SCI1
Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
Note: Bit	functions ar	e the same a	as for SCI0.					
TDR—Tra	nsmit Data	a Register		H'l	FFFBB			SCI1
Bi	t 7	6	5	4	3	2	1	0
Initial value Read/Write		1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W	1 R/W
Note: Bit fund	ctions are the	same as for	SCI0.					
SSR—Seria	al Status R	egister		H'l	FFFBC			SCI1
Bi	t 7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER/ERS	PER	TEND	MPB	MPBT
Initial value Read/Write		0 R/(W)*	0 R/(W)*	0 R/(W)*	0 R/(W)*	1 R	0 R	0 R/W


Notes: Bit functions are the same as for SCI0.

\* Only 0 can be written to clear the flag.


## Appendix B Internal I/O Registers


NDNNCU	eive Data	Register		<b>H'</b> ]	FFFBD			SCI
Bit	7	6	5	4	3	2	1	0
Initial value Read/Write		0 R	0 R	0 R	0 R	0 R	0 R	0 R
Note: Bit funct	tions are the	e same as for	SCI0.					
SCMR—Sn	nart Card	Mode Reg	gister	<b>H'</b> ]	FFFBE			SCI
Bit	t 7	6	5	4	3	2	1	0
	_	_	_	_	SDIR	SINV	_	SMIF
Initial value Read/Write		1	1	1	0 R/W	0 R/W	1	0 R/W
Note: Bit funct	tions are the	e same as for	SCI0.					
Note: Bit funct			SCI0.	H'	FFFD0			Port
			SCI0.	H']	FFFD0 3	2	1	<b>Port</b> 0
P1DR—Por	rt 1 Data I	Register				2 P12	1 P11	
P1DR—Por Bit [ Initial value	rt 1 Data I 7	Register 6	5	4	3			
P1DR—Por Bit [ Initial value	rt 1 Data 1 7 P17 0	Register 6 P16 0	5 P15 0	4 P14 0 R/W	3 P13 0	P12 0	P11 0	0 P10 0
P1DR—Por	rt 1 Data 1 7 P17 0 <u>R/W</u>	Register 6 P16 0 R/W	5 P15 0	4 P14 0 R/W Data for p	3 P13 0 R/W	P12 0	P11 0	0 P10 0
P1DR—Por Bit Initial value Read/Write	rt 1 Data 1 7 P17 0 <u>R/W</u>	Register 6 P16 0 R/W	5 P15 0	4 P14 0 R/W Data for p	3 P13 0 R/W	P12 0	P11 0	0 P10 0 R/W
P1DR—Por Bit Initial value Read/Write	rt 1 Data 1 7 P17 0 <u>R/W</u>	Register 6 P16 0 R/W Register	5 P1₅ 0 R/W	4 P14 0 R/W Data for p	3 P13 0 R/W FFFD1	P12 0 R/W	P11 0 R/W	0 P10 0 R/W Port
P1DR—Por Bit Initial value Read/Write	rt 1 Data 1 7 P17 0 R/W	Register 6 P16 0 R/W Register 6	5 P15 0 R/W	4 P14 0 R/W Data for p H'J	3 P13 0 R/W FFFD1 3	P12 0 R/W 2	P11 0 R/W	0 P10 0 R/W Port


P3DR—Po	rt 3 Data I	Register	H'FFFD2					Port 3
Bit	7	6	5	4	3	2	1	0
	P37	P36	P35	P34	P33	P32	P31	P30
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	Data for port 3 pins							
P4DR—Po	rt 4 Data I	Register		H'FFFD3				
Bit	7	6	5	4	3	2	1	0
	P47	P46	P45	P44	P43	P42	P41	P40
Initial value Read/Write	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W
	Data for port 4 pins							
P5DR—Po	rt 5 Data I	Register		H'FFFD4				
Bit	7	6	5	4	3	2	1	0
				_	P53	P52	P51	P50
Initial value Read/Write	1	1	1	1	0 R/W	0 R/W	0 R/W	0 R/W
	Data for port 5 pins							
P6DR—Port 6 Data Register				H'FFFD5				Port 6
Bit	7	6	5	4	3	2	1	0
	P67	P66	P65	P64	P63	P62	P61	P60
Initial value Read/Write	1 R	0 R/W						



Data for port A pins









Note: \* Only 0 can be written to clear the flag.


# Appendix C I/O Port Block Diagrams


# C.1 Port 1 Block Diagram





#### C.2 Port 2 Block Diagram





## C.3 Port 3 Block Diagram






Figure C.3 Port 3 Block Diagram

## C.4 Port 4 Block Diagram





## C.5 Port 5 Block Diagram




Figure C.5 Port 5 Block Diagram

## C.6 Port 6 Block Diagrams




Figure C.6 (a) Port 6 Block Diagram (Pin P6<sub>0</sub>)




Figure C.6 (b) Port 6 Block Diagram (Pin P61)






Figure C.6 (c) Port 6 Block Diagram (Pin P6<sub>2</sub>)






Figure C.6 (d) Port 6 Block Diagram (Pins P6<sub>3</sub> to P6<sub>6</sub>)




Figure C.6 (e) Port 6 Block Diagram (Pin P67)



## C.7 Port 7 Block Diagrams




Figure C.7 (a) Port 7 Block Diagram (Pins P7<sub>0</sub> to P7<sub>5</sub>)




Figure C.7 (b) Port 7 Block Diagram (Pins P7<sub>6</sub> and P7<sub>7</sub>)

#### C.8 Port 8 Block Diagrams




Figure C.8 (a) Port 8 Block Diagram (Pin P8<sub>0</sub>)




Figure C.8 (b) Port 8 Block Diagram (Pins P8<sub>1</sub> and P8<sub>2</sub>)




Figure C.8 (c) Port 8 Block Diagram (Pin P8<sub>3</sub>)




Figure C.8 (d) Port 8 Block Diagram (Pin P8<sub>4</sub>)



## C.9 Port 9 Block Diagrams




Figure C.9 (a) Port 9 Block Diagram (Pin P9<sub>0</sub>)




Figure C.9 (b) Port 9 Block Diagram (Pin P9<sub>1</sub>)






Figure C.9 (c) Port 9 Block Diagram (Pin P9<sub>2</sub>)




Figure C.9 (d) Port 9 Block Diagram (Pin P9<sub>3</sub>)






Figure C.9 (e) Port 9 Block Diagram (Pin P9<sub>4</sub>)




Figure C.9 (f) Port 9 Block Diagram (Pin P95)

#### C.10 Port A Block Diagrams




Figure C.10 (a) Port A Block Diagram (Pins PA<sub>0</sub> and PA<sub>1</sub>)





Figure C.10 (b) Port A Block Diagram (Pins PA<sub>2</sub> and PA<sub>3</sub>)



#### Figure C.10 (c) Port A Block Diagram (Pins PA<sub>4</sub> to PA<sub>7</sub>)

## C.11 Port B Block Diagrams




Figure C.11 (a) Port B Block Diagram (Pins PB<sub>0</sub> and PB<sub>2</sub>)

Rev. 2.00 Sep 20, 2005 page 778 of 800 REJ09B0260-0200




Figure C.11 (b) Port B Block Diagram (Pins PB<sub>1</sub> and PB<sub>3</sub>)




Figure C.11 (c) Port B Block Diagram (Pin PB<sub>4</sub>)






Figure C.11 (d) Port B Block Diagram (Pin PB<sub>5</sub>)




Figure C.11 (e) Port B Block Diagram (Pin PB<sub>6</sub>)






Figure C.11 (f) Port B Block Diagram (Pin PB7)

# Appendix D Pin States

## **D.1** Port States in Each Mode

#### Table D.1 Port States

Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution Mode
RESO*1		T*1	Т	Т	T <sup>*1</sup>	T*1
P17 to P10	1 to 4	L	Т	(SSOE = 0) T (SSOE = 1) Keep	Т	A <sub>7</sub> to A <sub>0</sub>
	5	Т	Т	(DDR = 0) T (DDR=1,SSOE=0) T (DDR=1,SSOE=1) Keep	Т	(DDR = 0) Input port (DDR = 1) A <sub>7</sub> to A <sub>0</sub>
	6, 7	Т	Т	Keep	—	I/O port
P27 to P20	1 to 4	L	Т	(SSOE = 0) T (SSOE = 1) Keep	Т	A <sub>15</sub> to A <sub>8</sub>
	5	Т	Т	(DDR = 0) Keep (DDR=1,SSOE=0) T (DDR=1,SSOE=1) Keep	Т	(DDR = 0) Input port (DDR = 1) A <sub>15</sub> to A <sub>8</sub>
	6, 7	Т	Т	Keep	_	I/O port
P37 to P30	1 to 5	Т	Т	Т	Т	D <sub>15</sub> to D <sub>8</sub>
	6, 7	Т	Т	Keep	_	I/O port
P47 to P40	1, 3,5	Т	Т	Keep	Keep	I/O port
	2, 4	Т	Т	Т	Т	D <sub>7</sub> to D <sub>0</sub>
	6, 7	Т	Т	Кеер	_	I/O port

Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution, Mode
$P5_3$ to $P5_0$	1 to 4	L	Т	(SSOE = 0) T	Т	A <sub>19</sub> to A <sub>16</sub>
				(SSOE = 1) Keep		
	5	Т	Τ	(DDR = 0) Keep (DDR=1,SSOE=0) T (DDR=1,SSOE=1) Keep	Т	(DDR = 0) Input port (DDR = 1) A <sub>19</sub> to A <sub>16</sub>
	6, 7	Т	Т	Кеер	_	I/O port
P6 <sub>0</sub>	1 to 5	Т	Т	Кеер	Кеер	I/O port WAIT
	6, 7	Т	Т	Кеер	—	I/O port
P6 <sub>1</sub>	1 to 5	Т	Т	(BRLE = 0) Keep (BRLE = 1) T	Т	I/O port BREQ
	6, 7	Т	Т	Keep	—	I/O port
P6 <sub>2</sub>	1 to 5	Т	Т	(BRLE = 0) Keep (BRLE = 1) H	L	(BRLE = 0) I/O port (BRLE = 1) BACK
	6, 7	Т	Т	Keep		I/O port
$P6_6$ to $P6_3$	1 to 5	Н	Т	(SSOE = 0) T (SSOE = 1) H	т	AS, RD, HWR, LWR
	6, 7	Т	Т	Кеер	—	I/O port
P67	1 to 7	Clock output	Т	(PSTOP = 0) H (PSTOP = 1) Keep	(PSTOP = 0)	(PSTOP = 0) ¢ (PSTOP = 1) Input port
$P7_7$ to $P7_0$	1 to 7	Т	Т	Т	Т	Input port
P8 <sub>0</sub>	1 to 7	Т	Т	Keep	_	I/O port

Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution Mode
P8 <sub>1</sub>	1 to 5	Т	Т	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>3</sub>
	6, 7	Т	Т	Кеер	—	I/O port
P8 <sub>2</sub>	1 to 5	т	Т	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>2</sub>
	6, 7	Т	Т	Keep	_	I/O port
P8 <sub>3</sub>	1 to 5	т	Т	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>1</sub>
	6, 7	Т	Т	Keep	_	I/O port
P84	1 to 4	Η	Т	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>0</sub>
	5	Τ	Т	(DDR=0) T (DDR=1, SSOE=0) T (DDR=1, SSOE=1) H	(DDR=0) Keep (DDR=1) T	(DDR=0) Input port (DDR=1) CS <sub>0</sub>
	6, 7	Т	Т	Кеер	_	I/O port
$P9_5$ to $P9_0$	1 to 7	Т	Т	Кеер	Кеер	I/O port
PA <sub>3</sub> to PA <sub>0</sub>	1 to 7	Т	Т	Кеер	Кеер	I/O port

#### Appendix D Pin States

Pin Name	Mode	Reset	Hardware Standby Mode	Software Standby Mode	Bus- Released Mode	Program Execution Mode
PA <sub>6</sub> to PA <sub>4</sub>	1, 2	Т	Т	Кеер	Keep	I/O port
	3 to 5	Т	Т	(Address output) <sup>*2</sup> (SSOE = 0) T (SSOE = 1) Keep (Otherwise) <sup>*3</sup> Keep	(Address output) <sup>*2</sup> T (Otherwise) <sup>*3</sup> Keep	(Address output) <sup>*2</sup> A <sub>23</sub> to A <sub>21</sub> (Otherwise) <sup>*3</sup> I/O port
	6, 7	Т	Т	Кеер	_	I/O port
PA <sub>7</sub>	1, 2	Т	Т	Кеер	Keep	I/O port
	3, 4	L	т	(SSOE = 0) T (SSOE = 1) Keep	Т	A <sub>20</sub>
	5	Т	Т	(Address output) <sup>*4</sup> (SSOE = 0) T (SSOE = 1) Keep (Otherwise) <sup>*5</sup> Keep	(Address output) <sup>*4</sup> T (Otherwise) <sup>*5</sup> Keep	(Address output) <sup>*4</sup> A <sub>20</sub> (Otherwise) <sup>*5</sup> I/O port
	6, 7	Т	Т	Кеер	_	I/O port
$PB_3$ to $PB_0$	1 to 5	Т	Т	$(CS output)^{*6}$ $(SSOE = 0)$ T $(SSOE = 1)$ H $(Otherwise)^{*7}$ Keep	(CS output) <sup>*6</sup> T (Otherwise) <sup>*7</sup> Keep	$\frac{(CS \text{ output})^{*6}}{CS_7 \text{ to } CS_4}$ $(Otherwise)^{*7}$ I/O port
	6, 7	Т	Т	Кеер	_	I/O port
$PB_7$ to $PB_4$	1 to 7	Т	Т	Кеер	Кеер	I/O port

Legend:

H: High

L: Low

T: High-impedance state

keep: Input pins are in the high-impedance state; output pins maintain their previous state.

DDR: Data direction register

Notes: 1. Low output only when WDT overflow causes a reset.

This RESO output function is provided only in the mask ROM version.

- 2. When A23E, A22E, A21E = 0 in BRCR (bus release control register).
- 3. When A23E, A22E, A21E = 1 in BRCR (bus release control register).

- 4. When A20E = 0 in BRCR (bus release control register).
- 5. When A20E = 1 in BRCR (bus release control register).
- 6. When CS7E, CS6E, CS5E, CS4E = 1 in CSCR (chip select control register).
- 7. When CS7E, CS6E, CS5E, CS4E = 0 in CSCR (chip select control register).

The bus cannot be released in modes 6 and 7.



#### **D.2 Pin States at Reset**

**Modes 1 and 2:** Figure D.1 is a timing diagram for the case in which  $\overline{\text{RES}}$  goes low during an external memory access in mode 1 or 2. As soon as  $\overline{\text{RES}}$  goes low, all ports are initialized to the input state.  $\overline{\text{AS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{HWR}}$ ,  $\overline{\text{LWR}}$ , and  $\overline{\text{CS}}_0$  go high, and D<sub>15</sub> to D<sub>0</sub> go to the high-impedance state. The address bus is initialized to the low output level 2.5  $\phi$  clock cycles after the low level of  $\overline{\text{RES}}$  is sampled. Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{\text{RES}}$  goes low.




Figure D.1 Reset during Memory Access (Modes 1 and 2)

#### Renesas

**Modes 3 and 4:** Figure D.2 is a timing diagram for the case in which  $\overline{\text{RES}}$  goes low during an external memory access in mode 3 or 4. As soon as  $\overline{\text{RES}}$  goes low, all ports are initialized to the input state.  $\overline{\text{AS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{HWR}}$ ,  $\overline{\text{LWR}}$ , and  $\overline{\text{CS}}_0$  go high, and  $D_{15}$  to  $D_0$  go to the high-impedance state. The address bus is initialized to the low output level 2.5  $\phi$  clock cycles after the low level of  $\overline{\text{RES}}$  is sampled. However, when PA<sub>4</sub> to PA<sub>6</sub> are used as address bus pins, or when P8<sub>3</sub> to P8<sub>1</sub> and PB<sub>0</sub> to PB<sub>3</sub> are used as CS output pins, they go to the high-impedance state at the same time as  $\overline{\text{RES}}$  goes low. Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{\text{RES}}$  goes low.




Figure D.2 Reset during Memory Access (Modes 3 and 4)

**Mode 5:** Figure D.3 is a timing diagram for the case in which  $\overline{\text{RES}}$  goes low during an external memory access in mode 5. As soon as  $\overline{\text{RES}}$  goes low, all ports are initialized to the input state.  $\overline{\text{AS}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{HWR}}$ , and  $\overline{\text{LWR}}$  go high, and the address bus and D<sub>15</sub> to D<sub>0</sub> go to the high-impedance state. Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{\text{RES}}$  goes low.





Figure D.3 Reset during Memory Access (Mode 5)

**Modes 6 and 7:** Figure D.4 is a timing diagram for the case in which  $\overline{\text{RES}}$  goes low during an operation mode 6 or 7. As soon as  $\overline{\text{RES}}$  goes low, all ports are initialized to the input state. Clock pin P6<sub>7</sub>/ $\phi$  goes to the output state at the next rise of  $\phi$  after  $\overline{\text{RES}}$  goes low.






# Appendix E Timing of Transition to and Recovery from Hardware Standby Mode

### Timing of Transition to Hardware Standby Mode


To retain RAM contents with the RAME bit set to 1 in SYSCR, drive the RES signal low 10 system clock cycles before the STBY signal goes low, as shown below. RES must remain low until STBY goes low (minimum delay from STBY low to RES high: 0 ns).



2. To retain RAM contents with the RAME bit cleared to 0 in SYSCR, RES does not have to be driven low as in (1).

### Timing of Recovery from Hardware Standby Mode

Drive the  $\overline{\text{RES}}$  signal low approximately 100 ns before  $\overline{\text{STBY}}$  goes high.



# Appendix F Product Code Lineup

### Table F.1H8/3024 Group

Product <sup>-</sup>	Гуре		Product Code	Mark Code	Package (Package Code)
H8/3026	On-chip mask ROM	3.3 V operation	HD6433026F	HD6433026(***)F	100-pin QFP (FP-100B)
mask ROM			HD6433026TE	HD6433026(***)TE	100-pin TQFP (TFP-100B)
version			HD6433026FP	HD6433026(***)FP	100-pin QFP (FP-100A)
H8/3024	On-chip mask ROM	3.3 V operation	HD6433024F	HD6433024(***)F	100-pin QFP (FP-100B)
mask ROM			HD6433024TE	HD6433024(***)TE	100-pin TQFP (TFP-100B)
version			HD6433024FP	HD6433024(***)FP	100-pin QFP (FP-100A)
H8/3026	On-chip flash memory	3.3 V operation	HD64F3026F	HD64F3026F	100-pin QFP (FP-100B)
F-ZTAT			HD64F3026TE	HD64F3026TE	100-pin TQFP (TFP-100B)
			HD64F3026FP	HD64F3026FP	100-pin QFP (FP-100A)
H8/3024 F-ZTAT	On-chip flash memory	3.3 V operation	HD64F3024F	HD64F3024F	100-pin QFP (FP-100B)
			HD64F3024TE	HD64F3024TE	100-pin TQFP (TFP-100B)
			HD64F3024FP	HD64F3024FP	100-pin QFP (FP-100A)

Note: For mask ROM versions, (\*\*\*) is the ROM code.

# Appendix G Package Dimensions

Figure G.1 shows the FP-100B package dimensions of the H8/3024 Group. Figure G.2 shows the TFP-100B package dimensions. Figure G.3 shows the FP-100A package dimensions.




Figure G.1 Package Dimensions (FP-100B)






Figure G.2 Package Dimensions (TFP-100B)






Figure G.3 Package Dimensions (FP-100A)



# Appendix H Comparison of H8/300H Series Product Specifications

## H.1 Comparison of Pin Functions of 100-Pin Package Products (FP-100B, TFP-100B)

### Table H.1 Pin Arrangement of Each Product (FP-100B, TFP-100B)

		On-chip-RC	<b>ROMIess Products</b>			
Pin No.	H8/3067 Group	H8/3062 Group, H8/3024 Group	H8/3048 Group	H8/3042 Group	H8/3006, H8/3007	H8/3002
1	V <sub>CC</sub>	V <sub>CC</sub> /V <sub>CL</sub> *2	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
2	$\frac{PB_0/TP_8/TMO_0}{CS_7}$	$\frac{PB_0/TP_8/TMO_0}{CS_7}$	PB <sub>0</sub> /TP <sub>8</sub> / TIOCA <sub>3</sub>	PB <sub>0</sub> /TP <sub>8</sub> / TIOCA <sub>3</sub>	$\frac{PB_0/TP_8/TMO_0}{CS_7}$	PB <sub>0</sub> /TP <sub>8</sub> / TIOCA <sub>3</sub>
3	$\frac{PB_1/TP_9/TMIO_1}{DREQ_0/CS_6}$	$\frac{\text{PB}_{1}/\text{TP}_{9}/\text{TMIO}_{1}}{\text{CS}_{6}}$	PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>	PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>	$\frac{PB_1/TP_9/TMIO_1}{DREQ_0/CS_6}$	PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>
4	$\frac{PB_2/TP_{10}/TMO_2/}{CS_5}$	$\frac{PB_2/TP_{10}/TMO_2/}{CS_5}$	PB <sub>2</sub> /TP <sub>10</sub> / TIOCA <sub>4</sub>	PB <sub>2</sub> /TP <sub>10</sub> / TIOCA <sub>4</sub>	$\frac{PB_2/TP_{10}/TMO_2}{\overline{CS}_5}$	PB <sub>2</sub> /TP <sub>10</sub> / TIOCA <sub>4</sub>
5	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub> /DREQ <sub>1</sub> / CS <sub>4</sub>	PB <sub>3</sub> /TP <sub>11</sub> / TMIO <sub>3</sub> /CS <sub>4</sub>	PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>	PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>	$\frac{PB_3/TP_{11}/}{TMIO_3/DREQ_1}/$	PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>
6	$\frac{PB_4/TP_{12}}{UCAS}$	PB <sub>4</sub> /TP <sub>12</sub>	PB <sub>4</sub> /TP <sub>12</sub> / TOCXA <sub>4</sub>	PB <sub>4</sub> /TP <sub>12</sub> / TOCXA <sub>4</sub>	PB4/TP12/ UCAS	PB <sub>4</sub> /TP <sub>12</sub> / TOCXA <sub>4</sub>
7	$\frac{PB_{5}/TP_{13}}{LCAS/SCK_{2}}$	PB <sub>5</sub> /TP <sub>13</sub>	PB <sub>5</sub> /TP <sub>13</sub> / TOCXB <sub>4</sub>	PB <sub>5</sub> /TP <sub>13</sub> / TOCXB <sub>4</sub>	$\frac{PB_5/TP_{13}}{LCAS/SCK_2}$	PB <sub>5</sub> /TP <sub>13</sub> / TOCXB <sub>4</sub>
8	PB <sub>6</sub> /TP <sub>14</sub> /TxD <sub>2</sub>	PB <sub>6</sub> /TP <sub>14</sub>	$\frac{PB_6/TP_{14}}{DREQ_0/CS_7}$	PB <sub>6</sub> /TP <sub>14</sub> / DREQ <sub>0</sub>	PB <sub>6</sub> /TP <sub>14</sub> /TxD <sub>2</sub>	$\frac{PB_6/TP_{14}}{DREQ_0}$
9	PB <sub>7</sub> /TP <sub>15</sub> /RxD <sub>2</sub>	PB <sub>7</sub> /TP <sub>15</sub>	PB7/TP15/ DREQ1/ADTRG	PB7/TP15/ DREQ1/ADTRG	PB <sub>7</sub> /TP <sub>15</sub> /RxD <sub>2</sub>	PB7/TP15/ DREQ1/ADTRG
10	RESO/FWE <sup>*1</sup>	RESO/FWE <sup>*1</sup>	RESO/V <sub>PP</sub>	RESO	RESO	RESO
11	Vss	Vss	Vss	Vss	Vss	Vss
12	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>
13	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>
14	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>
15	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>
16	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	$P9_4/SCK_0/\overline{IRQ}_4$	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>
17	P95/SCK1/IRQ5	$P9_5/SCK_1/\overline{IRQ}_5$	$P9_5/SCK_1/\overline{IRQ}_5$	$P9_5/SCK_1/\overline{IRQ}_5$	P95/SCK1/IRQ5	$P9_5/SCK_1/\overline{IRQ}_5$
18	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>	P4 <sub>0</sub> /D <sub>0</sub>

### Appendix H Comparison of H8/300H Series Product Specifications

		<b>ROMIess Products</b>				
Pin No.	H8/3067 Group	H8/3062 Group, H8/3024 Group	H8/3048 Group	H8/3042 Group	H8/3006, H8/3007	H8/3002
19	P4 <sub>1</sub> /D <sub>1</sub>	P4 <sub>1</sub> /D <sub>1</sub>	P41/D1			
20	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /D <sub>2</sub>	P4 <sub>2</sub> /D <sub>2</sub>			
21	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /D <sub>3</sub>	P4 <sub>3</sub> /D <sub>3</sub>			
22	Vss	Vss	Vss	Vss	Vss	Vss
23	P4 <sub>4</sub> /D <sub>4</sub>	P4 <sub>4</sub> /D <sub>4</sub>	P4 <sub>4</sub> /D <sub>4</sub>			
24	P4 <sub>5</sub> /D <sub>5</sub>	P4 <sub>5</sub> /D <sub>5</sub>	P45/D5			
25	P4 <sub>6</sub> /D <sub>6</sub>	P4 <sub>6</sub> /D <sub>6</sub>	P4 <sub>6</sub> /D <sub>6</sub>			
26	P47/D7	P47/D7	P47/D7	P47/D7	P47/D7	P47/D7
27	P3 <sub>0</sub> /D <sub>8</sub>	P30/D8	P3 <sub>0</sub> /D <sub>8</sub>	P3 <sub>0</sub> /D <sub>8</sub>	D <sub>8</sub>	D <sub>8</sub>
28	P3 <sub>1</sub> /D <sub>9</sub>	D <sub>9</sub>	D <sub>9</sub>			
29	P3 <sub>2</sub> /D <sub>10</sub>	D <sub>10</sub>	D <sub>10</sub>			
30	P3 <sub>3</sub> /D <sub>11</sub>	D <sub>11</sub>	D <sub>11</sub>			
31	P3 <sub>4</sub> /D <sub>12</sub>	D <sub>12</sub>	D <sub>12</sub>			
32	P3 <sub>5</sub> /D <sub>13</sub>	D <sub>13</sub>	D <sub>13</sub>			
33	P3 <sub>6</sub> /D <sub>14</sub>	D <sub>14</sub>	D <sub>14</sub>			
34	P3 <sub>7</sub> /D <sub>15</sub>	D <sub>15</sub>	D <sub>15</sub>			
35	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc
36	P1 <sub>0</sub> /A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>			
37	P1 <sub>1</sub> /A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>			
38	P1 <sub>2</sub> /A <sub>2</sub>	A <sub>2</sub>	A <sub>2</sub>			
39	P1 <sub>3</sub> /A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>			
40	P1 <sub>4</sub> /A <sub>4</sub>	$A_4$	A <sub>4</sub>			
41	P1 <sub>5</sub> /A <sub>5</sub>	A <sub>5</sub>	$A_5$			
42	P1 <sub>6</sub> /A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>			
43	P1 <sub>7</sub> /A <sub>7</sub>	A <sub>7</sub>	A <sub>7</sub>			
44	Vss	Vss	Vss	Vss	Vss	Vss
45	P2 <sub>0</sub> /A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>			
46	P2 <sub>1</sub> /A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>			
47	P2 <sub>2</sub> /A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>			
48	P2 <sub>3</sub> /A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>			
49	P2 <sub>4</sub> /A <sub>12</sub>	A <sub>12</sub>	A <sub>12</sub>			
50	P2 <sub>5</sub> /A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>			
51	P2 <sub>6</sub> /A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>			

		On-chip-RC	<b>ROMIess Products</b>			
Pin No.	H8/3067 Group	H8/3062 Group, H8/3024 Group		H8/3042 Group	H8/3006, H8/3007	H8/3002
52	P2 <sub>7</sub> /A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>			
53	P5 <sub>0</sub> /A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>			
54	P5 <sub>1</sub> /A <sub>17</sub>	A <sub>17</sub>	A <sub>17</sub>			
55	P5 <sub>2</sub> /A <sub>18</sub>	A <sub>18</sub>	A <sub>18</sub>			
56	P5 <sub>3</sub> /A <sub>19</sub>	A <sub>19</sub>	A <sub>19</sub>			
57	Vss	Vss	Vss	Vss	Vss	Vss
58	P60/WAIT	P6 <sub>0</sub> /WAIT	P60/WAIT	P60/WAIT	P60/WAIT	P60/WAIT
59	P6 <sub>1</sub> /BREQ					
60	P6 <sub>2</sub> /BACK					
61	P6 <sub>7</sub> /φ	P6 <sub>7</sub> /\$	φ	ф	P6 <sub>7</sub> /φ	φ
62	STBY	STBY	STBY	STBY	STBY	STBY
63	RES	RES	RES	RES	RES	RES
64	NMI	NMI	NMI	NMI	NMI	NMI
65	Vss	Vss	Vss	Vss	Vss	Vss
66	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL
67	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL
68	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc
69	P6 <sub>3</sub> /AS	P6 <sub>3</sub> /AS	P6 <sub>3</sub> /AS	P6 <sub>3</sub> /AS	AS	AS
70	P6 <sub>4</sub> /RD	P6 <sub>4</sub> /RD	P6₄/RD	P6₄/RD	RD	RD
71	P6 <sub>5</sub> /HWR	P6 <sub>5</sub> /HWR	P6₅/HWR	P6₅/HWR	HWR	HWR
72	P6 <sub>6</sub> /LWR	P6 <sub>6</sub> /LWR	P6 <sub>6</sub> /LWR	P6 <sub>6</sub> /LWR	LWR	LWR
73	MD <sub>0</sub>					
74	MD <sub>1</sub>					
75	MD <sub>2</sub>					
76	AVcc	AVcc	AVcc	AVcc	AVcc	AVcc
77	V <sub>REF</sub>					
78	P7 <sub>0</sub> /AN <sub>0</sub>					
79	P7 <sub>1</sub> /AN <sub>1</sub>	P71/AN1	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P71/AN1	P71/AN1
80	P7 <sub>2</sub> /AN <sub>2</sub>					
81	P7 <sub>3</sub> /AN <sub>3</sub>					
82	P7 <sub>4</sub> /AN <sub>4</sub>	P74/AN4	P74/AN4	P7 <sub>4</sub> /AN <sub>4</sub>	P7 <sub>4</sub> /AN <sub>4</sub>	P74/AN4
83	P7 <sub>5</sub> /AN <sub>5</sub>					

### Appendix H Comparison of H8/300H Series Product Specifications

		On-chip-RC	<b>ROMIess Products</b>			
Pin No.	H8/3067 Group	H8/3062 Group, H8/3024 Group	H8/3048 Group	H8/3042 Group	H8/3006, H8/3007	H8/3002
84	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	P7 <sub>6</sub> /AN <sub>6</sub>
85	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub>	P77/AN7/DA1	P77/AN7/DA1	P7 <sub>7</sub> /AN <sub>7</sub>
86	AVss	AVss	AVss	AVss	AVss	AVss
87	P80/RFSH/IRQ0	P8 <sub>0</sub> /IRQ <sub>0</sub>	P80/RFSH/IRQ0	P80/RFSH/IRQ0	P80/RFSH/IRQ0	P80/RFSH/IRQ0
88	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>
89	$P8_2/\overline{CS}_2/\overline{IRQ}_2$	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>
90	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub> / ADTRG	$\frac{P8_3/\overline{CS}_1}{\overline{ADTRG}}/\overline{IRQ}_3/$	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	$\frac{P8_3/\overline{CS}_1}{\overline{ADTRG}}/\overline{IRQ}_3/$	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>
91	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$	$P8_4/\overline{CS}_0$
92	Vss	Vss	Vss	Vss	Vss	Vss
93	PA <sub>0</sub> /TP <sub>0</sub> / TEND <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> / TEND <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> / TEND <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> / TEND <sub>0</sub> /TCLKA	PA <sub>0</sub> /TP <sub>0</sub> / TEND <sub>0</sub> /TCLKA
94	PA <sub>1</sub> /TP <sub>1</sub> / TEND <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TEND <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TEND <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TEND <sub>1</sub> /TCLKB	PA <sub>1</sub> /TP <sub>1</sub> / TEND <sub>1</sub> /TCLKB
95	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>0</sub> /TCLKC
96	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD	PA <sub>3</sub> /TP <sub>3</sub> / TIOCB <sub>0</sub> /TCLKD
97	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	$\frac{PA_4/TP_4}{TIOCA_1/\overline{CS}_6/A_{23}}$	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> /A <sub>23</sub>
98	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /CS <sub>5</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub>
99	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	$\frac{PA_6/TP_6}{TIOCA_2/\overline{CS}_4/A_{21}}$	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> /A <sub>21</sub>
100	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub> /A <sub>20</sub>

Notes: 1. Functions as RESO in the mask ROM versions, and as FWE in the on-chip flash memory versions.

2. Functions as the V<sub>CL</sub> pin in the H8/3064F-ZTAT and mask ROM B-mask versions and the H8/3062F-ZTAT and mask ROM B-mask versions, and requires an external capacitor (0.1  $\mu$ F). Functions as the V<sub>CC</sub> pin in the H8/3024 Group.



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/3024 Group, H8/3024F-ZTAT™, H8/3026F-ZTAT™

Publication Date:	1st Edition, March, 2002
	Rev.2.00, September 20, 2005
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



http://www.renesas.com

### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tei: -852-2265-6688, Fax: -855-2 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Macoming Road (S), Shanghai 200020, China Tel: <86- (21) 6472-1001, Fax: <86- (21) 6415-2952

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603- 7955-9309, Fax: <603- 7955-9310

# H8/3024 Group, H8/3024F-ZTAT™, H8/3026F-ZTAT™ Hardware Manual



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan