

# STS12NH3LL

N-channel 30 V - 0.008 Ω - 12 A - SO-8 ultra low gate charge STripFET™ Power MOSFET

## Features

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STS12NH3LL	30 V	<0.0105 Ω	12 A

- Optimal R<sub>DS(on)</sub> x Qg trade-off @ 4.5 V
- Switching losses reduced
- Low input capacitance
- Low threshold device

## Application

Switching applications

## Description

This series is based on the latest generation of ST's proprietary "STripFET™" technology. An innovative layout enables the device to also exhibit extremely low gate charge for the most demanding requirements as high-side switch in high-frequency DC-DC converters. It's therefore ideal for high-density converters in telecom and computer applications.





Figure 1. Internal schematic diagram



## Table 1.Device summary

Order code	Marking	Packag	Packaging
STS12NH3LL	12H3LL	SO-8	Tape & reel

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data 1	0
5	Revision history1	2



# 1 Electrical ratings

Table 2. Absolut	e maximum ratings
------------------	-------------------

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	30	V
$V_{GS}^{(1)}$	Gate-source voltage	± 16	V
V <sub>GS</sub> <sup>(2)</sup>	Gate-source voltage	± 18	V
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	12	Α
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100 °C	7.5	А
I <sub>DM</sub> <sup>(3)</sup>	Drain current (pulsed)	48	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	2.7	W
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

1. Continuous mode

2. Guaranteed for test time  $\leq$  15 ms

3. Pulse width limited by safe operating area

## Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R <sub>thj-amb</sub> <sup>(1)</sup>	Thermal resistance junction-ambient	47	°C/W

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2oz Cu, t < 10 sec

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating @125 °C			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±16 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1			V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 6 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 6 A		0.008 0.010	0.0105 0.013	Ω Ω

#### Table 4. On/off states

## Table 5. Dynamic

	- ,					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> =10 V, I <sub>D</sub> = 12 A		38		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0		965 285 38		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =15 V, I <sub>D</sub> = 12 A V <sub>GS</sub> =4.5 V (see Figure 20)		9 3.7 3	12	nC nC nC
Q <sub>gs1</sub> Q <sub>gs2</sub>	Pre V <sub>th</sub> gate-to-source charge Post V <sub>th</sub> gate-to-source charge	V <sub>DD</sub> =15 V, I <sub>D</sub> = 12 A V <sub>GS</sub> =4.5 V <i>(see Figure 20)</i>		2.5 1.2		nC nC
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test signal level = 20 mV open drain	0.5	1.5	2.5	Ω

	•					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	V <sub>DD</sub> =15 V, I <sub>D</sub> = 6 A, R <sub>G</sub> =4.7 Ω, V <sub>GS</sub> =4.5 V <i>(see Figure 14)</i>		15 32 18 8.5		ns ns ns ns

Table 6. Switching times

#### Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				12	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				48	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on Voltage	I <sub>SD</sub> =12 A, V <sub>GS</sub> =0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =12 A, di/dt = 100 A/μs, V <sub>DD</sub> =20 V, Tj=150 °C ( <i>see Figure 16)</i>		24 17.4 1.45		ns nC A

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300  $\mu s,$  duty cycle 1.5%



GC96430

Zth

 $10^{-1}$ 


 $\delta = t_{\rm p}/\tau$ 


 $= k R_{thJ-c}$ 

10<sup>0†</sup>p(s)

## 2.1 Electrical characteristics (curves)

## Figure 2. Safe operating area








Figure 3.

К

10

10


10<sup>-3</sup>

Figure 5.


**Thermal impedance** 

10<sup>-3</sup>


**Transfer characteristics** 











## Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics




Figure 11. Normalized on resistance vs temperature





Figure 13. Normalized  $\mathbf{B}_{\text{VDSS}}$  vs temperature



57

#### 3 **Test circuit**

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 15. Gate charge test circuit








Figure 19. Switching time waveform



## Figure 20. Gate charge waveform






# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.		mm.			inch	
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1		•	45 (	(typ.)	•	•
D	4.8		5.0	0.188		0.196
E	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023





57

# 5 Revision history

## Table 8.Document revision history

Date	Revision	Changes
22-Jun2004	1	First release
03-Aug-2004	2	Some value change in <i>Table 2</i>
08-Mar-2005	3	Complete version
17-Mar-2005	4	Ron value change (see Table 4)
23-Jun-2005	5	New Rg value on Table 5
30-Mar-2006	6	The document has been reformatted
17-Apr-2007	7	New parameters on Table 5 and new Figure 20
23-Apr-2007	8	Modified value on <i>Table 2</i>
26-Nov-2007	9	Modified marking on <i>Table 1</i>



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

