

PRELIMINARY

# 16-Mbit (1M x 16) Pseudo Static RAM

## Features

- Wide voltage range: 1.7V–1.95V
- Access Time: 70 ns
- Ultra-low active power
  - Typical active current: 3 mA @ f = 1 MHz
- Typical active current: 18mA @ f = f<sub>max</sub>
- Ultra low standby power
- 16-word Page Mode
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Offered in a 48-ball BGA Package
- Operating Temperature: -40°C to +85°C


### Functional Description<sup>[1]</sup>

The CYU01M16SFCU is a high-performance CMOS Pseudo Static RAM organized as 1M words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in

portable applications such as cellular telephones. The device can be put into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input/output pins (I/O<sub>0</sub> through I/Q<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH and  $\overline{WE}$  LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable  $(\overline{CE}_1 LOW \text{ and } CE_2 \underline{HIGH})$  and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified <u>on</u> the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading <u>from</u> the device is accomplished by taking <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. Refer to the truth table for a complete description of read and write modes.




Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



## PRELIMINARY

## Pin Configuration<sup>[2, 3]</sup>




## **Product Portfolio**<sup>[4]</sup>

					Power Dissipation			issipatio	n	
			Speed	(	Operating	J I <sub>CC</sub> (mA)	)			
Product	V <sub>CC</sub> Range (V)		(ns)	f = 1MHz		f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μA)		
CYU01M16SFCU	Min.	<b>Typ.</b> <sup>[4]</sup>	Max.		<b>Typ.</b> <sup>[4]</sup>	Max.	<b>Typ</b> . <sup>[4]</sup>	Max.	<b>Typ.</b> <sup>[4]</sup>	Max.
	1.7	1.8	1.95	70	3	5	18	25	55	70

### **Power-up Characteristics**

The initialization sequence is shown in the figure below. Chip Select should be  $CE_1$  HIGH or  $CE_2$  LOW for at least 200  $\mu s$  after  $V_{CC}$  has reached a stable value. No access must be attempted during this period of 200  $\mu s.$ 



Notes:

<sup>2.</sup> Ball H6 and E3 can be used to upgrade to a 32-Mbit and a 64-Mbit density, respectively.

<sup>3.</sup> NC "no connect" - not connected internally to the die.

<sup>4.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC}$  (typ) and  $T_A = 25^{\circ}$ C. Tested initially and after design changes that may affect the parameters.



## Page Mode

This device can be operated in a page read mode. This is accomplished by initiating a normal read of the device.

In order to operate the device in page mode, the upper order address bits should be fixed for four-word page access operation, all address bits except for A1 and A0 should be fixed until the page access is completed. For an eight-word page access, all address bits, except for A2, A1, and A0, should be fixed. For a sixteen-word page mode all address bits, except for A3, A2, A1, and A0, should be fixed.

The supported page lengths are four, eight, and sixteen words. Random page read is supported for all three four, eight, and sixteen-word page read options. Therefore, any address can be used as the starting address.

Please refer to the table below for an overview of the page read modes.

Page Mode Feature	4-Word Mode	8-Word Mode	16-Word Mode
Page Length	4 words	8 words	16 words
Page Read Corresponding Addresses	A1, A0	A2, A1, A0	A3, A2, A1, A0
Page Read Start Address	Don't Care	Don't Care	Don't Care
Page Direction	Don't Care	Don't Care	Don't Care



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage to Ground Potential 0.2V to	V <sub>CCMAX</sub> + 0.3V
DC Voltage Applied to Outputs in High Z State <sup>[5, 6, 7]</sup> –0.2V to	V <sub>CCMAX</sub> + 0.3V

Output Current into Outputs (LOW)...... 20 mA Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015) Latch-Up Current ...... > 200 mA

Device	Range	Operating Temperature (T <sub>A</sub> )	V <sub>cc</sub>
CYU01M16SFCU	Industrial	–40°C to +85°C	1.7V to 1.95V

## DC Electrical Characteristics (Over the Operating Range) [5, 6, 7]

				CYU0	1M16SFC	U-70 ns	
Parameter	Description Test Conditions			Min.	<b>Typ</b> . <sup>[4]</sup>	Max.	Unit
V <sub>CC</sub>	Supply Voltage			1.7	1.8	1.95	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA V <sub>CC</sub> = 1.7V to		V <sub>CC</sub> – 0.2			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA V <sub>CC</sub> = 1.7V to	1.95V			0.2	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 1.7V to	1.95V	0.8 * V <sub>CC</sub>		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 1.7V to	1.95V	-0.2		0.2 * V <sub>CC</sub>	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$		-1		+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$		-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = V <sub>CCmax</sub> I <sub>OUT</sub> = 0 mA CMOS levels		18	25	mA
		f = 1MHz			3	5	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\label{eq:central_constraints} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V, \ CE_2 \leq 0.2V, \ V_{IN} > \\ V_{CC} - 0.2V, \ V_{IN} < 0.2V \ f = f_{MAX} \\ (\underline{Address \ and \ Data \ Only}), \ f = 0 \\ (OE, \ WE, \ BHE \ and \ BLE), \ V_{CC} = 3.60V \end{split}$			55	70	μΑ
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs		0.2V, $CE_2 \le 0.2V$ .2V or $V_{IN} \le 0.2V$ , CMAX		55	70	μA

## Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

#### Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods	56	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	and procedures for measuring thermal impedence, per EIA / JESD51.	11	°C/W


Notes:

5. V<sub>IL(MIN)</sub> = -0.5V for pulse durations less than 20 ns. 6. V<sub>IH(Max)</sub> = V<sub>CC</sub> + 0.5V for pulse durations less than 20 ns. 7. Overshoot and undershoot specifications are characterized and are not 100% tested.

8. Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms



Parameters	1.8V (V <sub>CC</sub> )	Unit
R1	14000	Ω
R2	14000	Ω
R <sub>TH</sub>	7000	Ω
V <sub>TH</sub>	0.90	V

#### Switching Characteristics Over the Operating Range<sup>[9, 10, 11, 15, 14]</sup>

		7	0 ns	
Parameter	Description	Min.	Max.	Unit
Read Cycle		ŀ		
t <sub>RC</sub> <sup>[13]</sup>	Read Cycle Time	70	40000	ns
t <sub>CD</sub>	Chip Deselect Time $\overline{CE}_1$ = HIGH or CE <sub>2</sub> = LOW, BLE/BHE High Pulse Time	15		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10, 11, 12]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 11, 12]</sup>		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[10, 11, 12]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[10, 11, 12]</sup>		25	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		70	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[10, 11, 12]</sup>	5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[10, 11, 12]</sup>		25	ns

Notes:

<sup>Notes:
9. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0V to V<sub>CC</sub>, and output loading of the specified |<sub>0L</sub>/l<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
10. At any given temperature and voltage conditions t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device. All low-Z parameters will be measured with a load capacitance of 30 pF (3V).
11. t<sub>HZCE</sub>, t<sub>HZZE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high -impedence state.
12. High-Z and Low-Z parameters are characterized and are not 100% tested.
13. If invalid address signals shorter than min.tRC are continuously repeated for 40 μs, the device needs a normal read timing (t<sub>RC</sub>) or needs to enter standby state at least once in every 40 μs.
14. In order to achieve 70 part performance the read access must be Chip Enable (CE) controlled. That is, the addresses must be stable prior to Chip.</sup> 

<sup>14.</sup> In order to achieve 70-ns performance, the read access must be Chip Enable ( $\overline{CE}_1$  or  $CE_2$ ) controlled. That is, the addresses must be stable prior to Chip Enable going active.



## Switching Characteristics Over the Operating Range<sup>[9, 10, 11, 15, 14]</sup> (continued)

		7	0 ns	
Parameter	Description	Min.	Max.	Unit
Page Read Cy	cle	·		
t <sub>PC</sub>	Page Mode Read Cycle Time	35	40000	ns
t <sub>PA</sub>	Page Mode Address Access		35	ns
Write Cycle <sup>[15]</sup>		·		
t <sub>WC</sub>	Write Cycle Time	70	40000	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	60		ns
t <sub>AW</sub>	Address Set-Up to Write End	60		ns
t <sub>CD</sub>	Chip Deselect Time $\overline{CE}_1$ = HIGH or CE <sub>2</sub> = LOW, BLE/BHE High Pulse Time	15		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	60		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[10, 11, 12]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[10, 11, 12]</sup>	10		ns


Note:

15. The internal Write time of the memory is defined by the overlap of  $\overline{WE}, \overline{CE}_1 = V_{IL}$  or  $CE_2 = V_{IH}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



## Switching Waveforms

Read Cycle 1 (Address Transition Controlled)<sup>[17, 18]</sup>




#### Notes:

16. Whenever  $\overline{CE}_1$  = HIGH or  $CE_2 = \underline{LOW}$ ,  $\overline{BHE}$  /  $\overline{BLE}$  are taken inactive, they must remain inactive for a minimum of 5 ns. 17. Device is continuously selected.  $\overline{OE} = \overline{CE}_1 = V_{|L}$  and  $CE_2 = V_{|H}$ . 18.  $\overline{WE}$  is HIGH for Read Cycle. 19.  $\overline{CE}$  is the Logical AND of  $\overline{CE}_1$  and  $CE_2$ .




## Switching Waveforms (continued)

Page Read Cycle (WE = V<sub>IH</sub>, 16 word access)<sup>[13, 18, 19]</sup>



Write Cycle 1 (WE Controlled)<sup>[15, 12, 16, 19, 20, 21]</sup>




#### Notes:

20. Data I/O is high-impedance if  $\overline{OE} \ge V_{IH}$ . 21. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued) Write Cycle 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled)<sup>[15, 12, 16, 20, 21]</sup>





## Switching Waveforms (continued)

Write Cycle 4 (BHE/BLE Controlled, OE LOW)<sup>[15, 16, 20, 21]</sup>



## Truth Table<sup>[22]</sup>

<b>CE</b> <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Η	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write (Upper Byte and Lower Byte)	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write (Lower Byte Only)	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write (Upper Byte Only)	Active (I <sub>CC</sub> )

Note:

22. H = Logic HIGH, L = Logic LOW, X = Don't Care.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CYU01M16SFCU-70BVXI	BV48	48-ball Fine Pitch VBGA (6 mm × 8 mm × 1 mm) (Pb-Free)	Industrial

## Package Diagram

#### 48-ball VFBGA (6 x 8 x 1 mm) BV48



MoBL is a registered trademark and MoBL3 and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	342199	See ECN	PCI	New Datasheet
*A	386551	See ECN	PCI	Changed from Advance to Preliminary Replaced TBDs with appropriate values Changed $t_{PC}$ and $t_{PA}$ from 20 to 25 ns Corrected footnote # 16 as $\overline{OE} = \overline{CE}_1 = V_{IL}$ and $CE_2 = V_{IH}$ Added separate waveforms for $\overline{CE}_1$ and $\overline{CE}_2$ in Read #2, Page Read and Write#1 Timing diagram
*В	422623	See ECN	HRT	Removed the 55-ns Speed Bin Changed Isb2 Max value from 60 $\mu$ A to 70 $\mu$ A Added Isb1 to the DC parameters Added Chip Enable Access Foot Note to AC Parameters Changed the t <sub>CD</sub> Min value from 5 ns to 15 ns Changed the Page Mode Values (t <sub>PC</sub> and t <sub>PAA</sub> ) from 25 ns to 35 ns