HA12181FP

AM Radio Noise Reduction System

REJ03F0130-0200
(Previous: ADE-207-171A)
Rev.2.00
Jun 15, 2005

Functions

- Buffer amp. for audio
- Linear approximate circuit for noise reduction
- IF Amp., detector, audio amp. and AGC circuit for noise detection
- Gate pulse generator

Features

- High noise cancelling capacity: 46 dB typ.
- Less gain loss: G_V = –0.5 dB typ.
- Low total harmonic destortion and high signal-to noise ratio: THD = 0.06% typ., S/N = 75 dB typ.
- Operation supply voltage range: 7.0 V to 10 V (8.2 V typ.)
- Less external parts count

Block Diagram



Table of Pin Description and External Parts

No. of pin	Name	Function	DC voltage (V) (No input)	Equivalent circuit	External parts		Influence of External parts	
					No.	recom-mended value	Larger than recom-mended value	Smaller than recom-mended value
1	IF AGC	Time constant for IF AGC.	2.7		R500 C502	100 K 3.3 µ	Longer time to stabilize AGC.	Longer distortion of recover.
2	Bias1	Bypass for voltage Stabi.	3.2		C500	0.033 µ	—	Increased noise.
3	AF input	Input of AF.	3.3		C513	1 µ	—	—
4	Bias2	Decide the current of filter network.	1.3		R506	12 K	Cut off frequency of L·P·F and H·P·F shifted lower.	Cut off frequency of L·P·F and H·P·F shifted higher.
5	Phase	Phase circuit	3.3		C512	0.068 µ	Must be used on the recommended value.	

Table of Pin Description and External Parts (cont.)

No. of pin	Name	Function	DC voltage (V) (No input)	Equivalent circuit	External parts		Influence of External parts	
					No.	recom-mended value	Larger than recom-mended value	Smaller than recom-mended value
6	Hold	Hold of level differ-ence.	3.3		C511	0.033 µ	Must be used on the recommended value.	
7	GND	GND		—	—	—	—	—
8	High-Pass.	High-Pass AMP. (Wave-form Compen-sation)	3.3		C510	0.033 µ	Must be used on the recommended value.	
9	AF out	Output of AF	3.3		C508 R504	1 µ 4.7 K	Output DC cut Output load	
10	Wave form	Wave-form Compen-sation	3.3		C509	0.033 µ	Must be used on the recommended value.	

Table of Pin Description and External Parts (cont.)

No. of pin	Name	Function	DC voltage (V) (No input)	Equivalent circuit	External parts		Influence of External parts	
					No.	recom-mended value	Larger than recom-mended value	Smaller than recom-mended value
11	Gate	Gate pulse genera-tion			R503 C507	180 K 2200 P	Gate pulse width become wider.	Gate pulse width become narrow.
12	Vth	Determi-nation of noise detection sensitivity	1.1		R502	22 K	Higher noise detection sensitivity.	Lower noise detection sensitivity.
13	V_{CC}	V_{CC}	8.2	—	—	—	—	—
14	IF Det.	IF AGC detector	3.3		C503	0.01 μ	—	—
15	AF AGC	Time constant for AF AGC	0		R505 C504	47 K 0.22 μ	Longer time to stabilize AGC.	Miss-operation in noise detector.
16	IF in	IF input	1.3				IF Input —	Coupling Instability

Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	16	V
Power dissipation	Pd	400*[1]	mW
Operating temperature	Topr	–40 to +85	°C
Storage temperature	Tstg	–55 to +125	°C

Note: 1. Value at Ta = 85°C

Electrical Characteristics (Tentative)

(V_{CC} = 8.2 V, Ta = 25°C, Pin 3 input: Vin = 100 mVrms, f = 1 KHz, Pin 16 input: Vin = 74 dBμ, fc = 450 KHz, fm = 1 KHz, m = 30%)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Supply current	I_{CC}	—	11.0	—	mA	No input signal, IC only
Output voltage	Vout	70	95	120	mVrms	Pin 3 input only
Total harmonic distortion	THD1	—	0.06	0.3	%	
Signal-to-noise ratio	S/N (1)	60	75	—	dB	Pin 3 input Vin = 100 mVrms (Reference), Rg = 10 KΩ
Strong input total harmonic distortion	THD2	—	1.0	2.5	%	Pin 3 input Vin = 500 mVrms
Recovered output voltage	V_O (AF)	50	78	120	mVrms	Pin 16 input only
Recovered output signal-to-noise-ratio	S/N (2)	35	45	—	dB	
Noise suppression ratio	NSR	35	46	—	dB	Input the waveform below. Pin 3 input Vin = 100 mVrms (Reference) no input sine wave



Figure 1 Input Waveform at Measurement of Noise Suppression Ratio

Test Circuit



Unit R : Ω
C : F

Note: 1. Resistors tolerance are within ±5%.
2. Capacitors tolerance (C509 to C512) are within ±5%, other capacitor are within ±10%.

Operation Principle



Figure 2 System Block Diagram of AM Radio

A system block diagram of AM Radio using the HA12181FP is shown in Figure 2 and waveforms at each point in the system are illustrated in Figure 3. For AM wave with impulse noise from ANT, the pulse spreads its width each time when the AM wave passes through a selection filter.

The pulse width becomes the order of several hundred microseconds at detector output (Point C).

A radio without a noise canceller produces large noise to the audience. This IC perfectly detects every noise by using the signals from 1st IFT (Point B) in front of the narrow band filter.

The wave process circuit approximates the voltage linearly at the pulse to reduce the noise in the output.

The principle for wave processing follows. Further investigation make it clear that the pulse width of impulse noise is constant (several handred microseconds) and independent of the waveform or waveheight.

Therefore the former and later voltage (VA, VB) of the pulse can be found at the same time (T1) by means of the wave and the delayed one for this time, as shown in the right figure.



Figure 3 Waveforms at Each Point in the System

In an actual circuit, the differential voltage between input and output of phase shift circuit is changed to the capacitor C511 at pin 6.

At the time of T1, when the switch turns to the noise processing mode (the switch positions in Figure 4 are inverted), the voltage difference (VA – VB) is held in C511.

C509 at pin 10 is changed by the differential voltage between the held voltage and the output voltage at pin 9 (VA): VA – (VA – VB) = VB.

As the initial voltage of C509 is equal to the output voltage (VA) before the switch change, the voltage between terminals of C509 is changed from VA to VB.

The waveform which change up to C509 becomes the output, because the voltage of C509 appears at pin 9 through the buffer.

The changed up waveform of C509 is almost linearly approximated because of the constant current change by the feedback from the output at pin 9.

At the time of T2 when the awitches change to the normal mode (the switch position in Figure 4), the output recovers smoothly as the voltage of C509 is VB.

However the unmatch of the wave delay time due to the pulse width or the phase circuit and the offset of circuit make a slight step difference on the waverform at the moment of switch change.

LPF, consisting of R1 and C509 make it smooth.

The frequency characteristics, which is detriorated by LPF in the normalmode, is compensated so that it might become flat. C509 and C510 should have the same capacity, and the tolerance must be within ±5%.



Figure 4 Waveform Processing Circuit

Evaluation Circuit for Noise Reduction Effect



Example of Noise Reduction Effect





PC Board Layout Pattern



(Top view)



(Bottom view)

Main Characteristics






Vo (AF) : 0 dB = 76 mVrms
fc = 450 kHz, m = 30%, fm = 1kHz
Noise (no modulation)
Vout (dB)
10
0
-10
-20
-30
-40
-50
-60
-70
10
20
30
40
50
60
70
80
90
100
110
120
Vin (EMF) (dBm)


Pulse input at Gate ON
10µs
V pulse
2ms
V pulse (mVp-p)
50
20
10
5
2
1
0.5
0.2
1 k
5 k
10 k
50 k
100 k
R502 (Ω)


Vout (mVrms)
THD1 (%)
120
100
80
60
40
20
0
0.5
0.4
0.3
0.2
0.1
0
Vout
THD1
6
7
8
9
10
11
12
13
14
15
16
VCC (V)


S/N1 (dB)
THD2 (%)
120
100
80
60
40
20
0
1.0
0.8
0.6
0.4
0.2
0
S/N1
(S : 100 mVrms = 0 dB
N : no-input)
THD2 (Vin = 500 mVrms, f = 1 kHz)
6
7
8
9
10
11
12
13
14
15
16
VCC (V)


S/N2 (dB)
Vo (AF) (mVrms)
60
120
50
100
40
80
30
60
20
40
10
20
0
0
6
7
8
9
10
11
12
13
14
15
16
S/N2
Vo (AF)
Vin = 74 dBμ
fc = 450 kHz
fm = 1 kHZ
m = 30%
VCC (V)


NSR (dB)
ICC (mA)
60
60
50
50
40
40
30
30
20
20
10
10
0
0
6
7
8
9
10
11
12
13
14
15
16
NSR (pulse input)
ICC (no-input)
VCC (V)


V pulse (mVp-p)
1.0
0.8
0.6
0.4
0.2
0
6
7
8
9
10
11
12
13
14
15
16
V pulse (Pulse input level at Gate on)
VCC (V)


THD1 (%)
Vout (AF) (mVrms)
0.5
100
0.4
80
0.3
60
0.2
40
0.1
20
0
0
-40
-20
0
20
40
60
80
100
Vout
VCC = 8.2 V
Vin = 100 mVrms, f = 1 kHz
THD1
Ta (°C)


NSR (dB)
ICC (mA)
60
50
40
30
20
10
0
VCC = 8.2 V
NSR (pulse input)
ICC (no-input)
-40
-20
0
20
40
60
80
100
Ta (°C)

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SOP16-5.5x10.06-1.27	PRSP0016DH-A	FP-16DA	0.24g



NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.



Terminal cross section



Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	10.06	10.5
E	—	5.5	—
A_2	—	—	—
A_1	0.00	0.10	0.20
A	—	—	2.20
b_p	0.34	0.42	0.50
b_1	—	0.40	—
c	0.17	0.22	0.27
c_1	—	0.20	—
θ	0°	—	8°
H_E	7.50	7.80	8.00
e	—	1.27	—
x	—	—	0.12
y	—	—	0.15
Z	—	—	0.80
L	0.50	0.70	0.90
L_1	—	1.15	—

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

RENESAS SALES OFFICES

http://www.renesas.com

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.

Colophon 2.0