Features


- Watchdog Adjustable
- Over- and Undervoltage Detection of V_{cc} = 5V
- Standby Modes On/Off via Ignition Pin VKL15
- Internal Time Delay for Output Signal
- Push-pull Output Driver
- Interference and Damage Protection According to ISO/CD 7637
- ESD Protection



1. Description

The ATA6025 is a monolithic circuit based on Atmel's smart power BCD60-III technology. It is a universal IC for monitoring basic functions of an automotive application. It is possible to monitor the battery voltage (VKL15) and an external 5V voltage regulator. With the independent watchdog the correct function of a microcontroller can be observed. If a failure occurs, the output NOTL switches to high after a time delay. During standby mode the current consumption is reduced to a minimum.

Figure 1-1. Block Diagram





Watchdog IC

ATA6025





2. Pin Configuration

Figure 2-1. Pinning SO8




Table 2-1. Pin Description

| Pin | Symbol | Function |
|-----|--------|--|
| 1 | NOTL | Push-pull output driver |
| 2 | VB | Voltage supply |
| 3 | GND | Ground |
| 4 | RREF | Reference voltage to adjust oscillator frequency via resistor Rset |
| 5 | VKL15 | Input for standby modes on/of via ignition KL15 |
| 6 | WD | Input for watchdog signal from microcontroller |
| 7 | CLK | Clock output signal, open drain |
| 8 | VCC | Input for monitoring 5V power supply |

3. Functional Description

3.1 Voltage Supply

The IC can be supplied directly from $V_{battery}$. If the voltage at the VB pin is lower than the threshold of $V_{VBlo} = 5.76$ V, the internal signal V_{BOK} is set to low. If V_{BOK} is low, the monitor function of the IC is completely disabled and the output NOTL is switched off in all cases (see Figure 8-3 on page 10).

If the voltage at pin VKL15 is low, the IC is in standby mode and reduces the current consumption at pin VB < 100 μ A.

3.2 Oscillator

The frequency f_{CLK} of the internal oscillator is defined by the external resistor RSET and the internal capacitor. Thus, it is possible to vary the oscillator frequency between 4 kHz and 24 kHz.

3.3 VKL15 Monitoring

This input is used to monitor the battery voltage at ignition pin VKL15. If the voltage $V_{\text{KL15lo}} < 1.8\text{V}$, the internal signal NVKL15 is set to high (see Figure 8-3 on page 10). The IC switches to standby mode. During standby mode the monitor function is disabled and the output NOTL is switched off after the time delay t_{Delay} .

If the output NOTL is switched on and the voltage at VKL15 switches suddenly to low, the internal timer starts and switches the NOTL off after a time delay of t_{Delay} = 400 ms.

3.4 VCC Over-/Undervoltage

Via the VCC input an external 5V voltage regulator is continuously monitored. If the voltage at pin VCC exceeds the voltage of $VCC_{hon} > 6.3V$, the failure bit VCCH is set high. If the voltage at pin VCC decreases to a value below $VCC_{lon} < 4V$, the internal failure bit VCCL will be set to high (see Figure 8-1 on page 9).

This failure bit starts the internal counter and switches the output NOTL on after the time delay of typically t_{Delay} = 400 ms.

If the VCC voltage is inside the tolerance $VCC_{loff} < V_{VCC} < VCC_{hoff}$ the failure signal will be reset and the internal counter counts back to zero. After a time delay of typically $t_{Delay} = 400$ ms, the output NOTL is switched off again.

3.5 Watchdog

A microcontroller can be monitored by a digital window watchdog which accepts an incoming trigger signal T_{WD} of a constant frequency at pin WD for correct operation. If the pulse width T_{WD} between two alternate edges exceeds the time window of $To_{WD} > 8.9$ ms or if there is no watchdog signal, the failure signal fwd (failure watchdog) is set. In case the pulse width T_{WD} between two alternate edges falls below the time window of $Tu_{WD} < 2.6$ ms, the failure signal fwd (failure watchdog) is also set. With this fwd signal the internal up counter is activated and after a time delay of $t_{Delay} = 400$ ms, the output NOTL is switched to high.

If NOTL is high, 16 successive correct watchdog signals T_{WD} within the pulse width of $Tu_{WD} < T_{WD} < To_{WD}$ are needed to create the internal signal nfwd (no failure watchdog) to start the down counter. After a time delay of t_{Delay} = 400 ms, the output NOTL is switched to low (see Figure 8-2 on page 9).





3.6 Time Delay

The internal time delay is generated by an up/down counter. The clock for the counter is disabled if the voltage at the supply pin VB < 5.76V. In this case, the internal signal VBOK will be set to low and the output NOTL is directly switched to low.

The direction of counting is set by the watchdog or VCC over- and undervoltage detection. If the VCC monitoring detects an undervoltage condition, the failure signal VCCL (VCC low voltage) is set and starts the up counter. If the VCC monitoring detects an overvoltage condition, the failure signal VCCH (VCC high voltage) is set and starts the up counter.

A failure at the watchdog sets the internal fwd signal (failure watchdog) to high and starts the up counter. If the counter's final value is reached, a Flip Flop is set and switches the output NOTL to high. If no failure signal is set and the window watchdog has counted successive 16 alternate WDI edges then the down counter is started. If the counter reaches the zero value the Flip Flop receives a reset command and switches the output NOTL off.

The down counter is also started if the voltage at input VKL15 is low and switches the output NOTL after t_{Delav} = 400 ms to low (see Figure 8-3 on page 10).

3.7 Output NOTL

If the voltage at VKL15 is high and if a failure signal is set, the output NOTL switches to high after the internal time delay.

The output is short circuit protected with a current limitation of $ISC_{NOTL} = 15$ mA. The maximum output voltage is limited to $VC_{NOTL} = 22V$ (see Figure 8-4 on page 10).

3.8 Test Mode

The pin CLK is normally open or connected to GND. If the internal clock frequency is to be checked, the CLK pin has to be connected with an external resistor Rex = $5 \text{ k}\Omega$ to a 5V supply. The measured value is the clock frequency divided by four.

4. Truth Table

| V _{VB} | V _{vcc} | WDI | VKL15 | Mode |
|---------------------------------|--------------------------------|---------------------|-------|--------------------------|
| V _{VB} < 5.76V | Do not care | Do not care | Low | Standby, NOTL low |
| V _{VB} < 5.76V | Do not care | Do not care | High | NOTL low |
| | \/ - 4\/ | Do not care | Low | Standby, NOTL low |
| | V _{VCC} < 4V | Do not care | High | NOTL high |
| | | Do not care | Low | Standby, NOTL low |
| 7.26V < V _{VB} < 17.5V | 4.8V < V _{VCC} < 5.2V | No watchdog failure | High | NOTL low |
| | | Watchdog failure | High | NOTL high |
| | V _{VCC} > 6.3V | Do not care | Low | Standby, NOTL low |
| | V _{VCC} > 6.3V | Do not care | High | NOTL high |
| | \/ - 4\/ | Do not care | Low | Standby, NOTL low |
| | V _{VCC} < 4V | Do not care | High | NOTL high (maximum 22 V) |
| | | Do not care | Low | Standby, NOTL low |
| 22V< V _{VB} < 40V | 4.8V < V _{VCC} < 5.2V | No watchdog failure | High | NOTL low |
| | | Watchdog failure | High | NOTL high (maximum 22 V) |
| | V _{VCC} > 6.3V | Do not care | Low | Standby, NOTL low |
| | V _{VCC} > 6.3V | Do not care | High | NOTL high |

5. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Symbol | Min. | Max. | Unit |
|--|-------------------------------------|-------------|------|------|
| Supply voltage | V_{VB} | -0.3 | +40 | V |
| Voltage at pins VCC, WD | $V_{VCC,}V_{WDI}$ | -0.3 | +30 | V |
| Voltage at pins RREF, CLK | V _{RREF,} V _{CLK} | -0.5 | +6 | V |
| Voltage at pin NOTL | V _{NOTL} | -0.3 | +22 | V |
| Voltage at pin KL15 (in series with external resistor of 50 k Ω 1%) | V _{KL15} | -0.1 | +40 | V |
| Maximum current at pin VCC | I _{vcc} | -100 | +0.1 | mA |
| Maximum current at pin VB | I _{VB} | -10 | +10 | mA |
| Maximum current in pins CLK, RREF, VKL15, NOTL | | -100 | +100 | mA |
| Maximum current at pin WD | I _{WD} | -1 | +1 | mA |
| ESD classification HBM ESD S.5.1 | all pins | 2000 | | V |
| ESD classification MM JEDEC A115A | all pins | 200 | | V |
| Power dissipation | P _V | | 300 | mW |
| Chip temperature | TJ | -40 | +150 | °C |
| Operating ambient temperature | T _{amb} | -40 | +125 | °C |
| Storage temperature | T _{Stg} | - 55 | +150 | °C |





6. Thermal Resistance

| Parameters | Symbol | Value | Unit |
|---|------------|-------|------|
| Thermal resistance from junction to ambient | R_{thJA} | 160 | K/W |

7. Electrical Characteristics

 $V_{VB} = 7.2 V \ to \ \underline{17.5 V}, \ RKL15 = 50 \ k\Omega \ 1\%, \ RSET = 22 \ k\Omega \ 1\%, \ T_{amb} = \underline{-40} \ to \ 125^{\circ}C, \ unless \ otherwise \ specified$

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------|---|---|-----|---------------------|------|------|------|------|-------|
| 0 | Current Consumption | and ESD Clamping | • | • | • | • | • | • | • |
| 0.1 | Current consumption in normal mode | $V_{VKL15} > 4.5V$ $V_{VB} = 17.5V$ NOTL = high $I_{NOTL} = -2.5 \text{ mA}$ | 2 | I _{VB} | | | 10 | mA | А |
| 0.2 | Current consumption in standby mode | $\begin{aligned} &\text{Standby:} \\ &V_{\text{VKL15}} < 1.8V \\ &V_{\text{VB}} = 17.5V \\ &\text{NOTL} = \text{low} \end{aligned}$ | 2 | I _{VBstby} | | | 100 | μА | А |
| 0.3 | Negative ESD clamping pin VB | to GND, $I_{VB} = -10 \text{ mA}$ | 2 | VN _{VB} | -1.4 | | -0.3 | V | А |
| 0.4 | Positive ESD clamping pin RREF | to GND, I _{RREF} = 5 mA | 4 | VP _{RREF} | 4 | | 8 | V | А |
| 0.5 | Positive ESD clamping pin CLK | to GND, I _{CLK} = 20 mA | 7 | VP _{CLK} | 6 | | 10 | V | Α |
| 0.6 | Positive ESD clamping pin VB | to GND, I _{VB} = 5 mA | 2 | VP _{VB} | 41 | | 65 | V | Α |
| 0.7 | Positive ESD clamping pin VKL15 | to GND, I _{VKL15} = 1.6 mA | 5 | VP _{VKL15} | 41 | | 65 | V | Α |
| 0.8 | Positive ESD clamping pin NOTL | to GND, I _{NOTL} = 20 mA | 1 | VP _{NOTL} | 31 | | 55 | V | А |
| 0.9 | Positive ESD clamping pin WD | to GND, I _{WD} = 0.7 mA | 6 | VP _{WD} | 35 | | 55 | V | А |
| 0.10 | Positive ESD clamping pin VCC | to GND, I _{VCC} = 0.5 mA | 8 | VP _{VCC} | 35 | | 55 | V | Α |
| 1 | Reference Voltage | | | | | | | | |
| 1.1 | Voltage at RREF | | 4 | V_{RREF} | 1.14 | 1.22 | 1.3 | V | Α |
| 1.2 | Possible values of resistor RREF | | 4 | R _{RREF} | 10 | 22 | 50 | kΩ | Α |
| 2 | Oscillator | | | | | | | | |
| 2.1 | Oscillator frequency | RSET = 22 kW ±1% at pin CLK with pull-up-resistor to +5 V | 7 | f _{CLK} | 9 | 10 | 11 | kHz | A |
| 2.2 | Oscillator frequency is variable in a range | RSE = $10 \text{ k}\Omega \text{ to } 50 \text{ k}\Omega \pm 1\%$ | 7 | f _{CLK} | 3.96 | | 24.2 | kHz | А |
| 4 | VB Monitoring | | | | | • | | | 1 |
| 4.1 | High level threshold | | 2 | V_{VBhi} | 5.94 | | 7.26 | V | Α |
| 4.2 | Low level threshold | | 2 | V_{VBlo} | 5.76 | | 7.04 | V | Α |
| 4.3 | Hysteresis | | 2 | V _{VBhys} | 0.2 | | | V | Α |

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

7. Electrical Characteristics (Continued)

 $V_{VB} = 7.2 \text{V}$ to 17.5 V, RKL15 = 50 k Ω 1%, RSET = 22 k Ω 1%, $T_{amb} = -40$ to 125 °C, unless otherwise specified

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------|---|---|-----|-------------------------|------|------|------|------|-------|
| 5 | VKL15 Monitoring | | | | | | | | |
| 5.1 | Input resistor at VKL15 | | 5 | Ri _{KL15} | 18 | | 70 | kΩ | Α |
| 5.2 | Low voltage threshold | RKL15 = 50 k Ω ±1% | 5 | VKL15 _{lo} | 1.8 | | | V | Α |
| 5.3 | High voltage threshold | RKL15 = 50 k Ω ±1% | 5 | VKL15 _{hi} | | | 4.5 | V | Α |
| 5.4 | Hysteresis | | 5 | VKL15 _{hys} | 0.2 | | 1 | V | Α |
| 6 | VCC Monitoring | | l | - | | l | | | |
| 6.1 | Pull-down resistor to GND at pin VCC | $\begin{aligned} V_{VB} &= 17.5V \\ V_{VKL15} &= 0V \text{ or} \\ V_{VKL15} &= V_{VB} \\ V_{VCC} &= 5V \end{aligned}$ | 8 | Rpd _{vcc} | 50 | | 350 | kΩ | А |
| 6.2 | Undervoltage detection low level | | 8 | VCCI _{on} | 4 | | | V | А |
| 6.3 | Undervoltage detection high level | | 8 | VCCI _{off} | | | 4.8 | V | А |
| 6.4 | Overvoltage detection high level | | 8 | VCCI _{off} | | | 6.3 | V | А |
| 6.5 | Overvoltage detection low level | | 8 | VCCh _{off} | 5.2 | | | V | А |
| 6.6 | Hysteresis of under- and overvoltage detection | | 8 | VCC _{hys} | 0.2 | | | V | А |
| 9 | Oscillator Test | ı | I . | | | I. | | | - |
| 9.1 | Pull-down-resistor | CLK = high, V _{CLK} = 0V to 4.5V | 7 | Rpd _{CLK} | 6 | | 15 | kΩ | Α |
| 9.2 | Saturation voltage | I _{CLK} = 1.6 mA, CLK = low | 7 | Vs _{CLK} | | | 0.4 | V | А |
| 9.3 | Short current | V _{CLK} = 5V, CLK = low | 7 | Isc _{CLK} | | | 10 | mA | Α |
| 10 | Push-pull Output NOT | Ĺ | | | | | | | |
| 10.1 | Saturation voltage NOTL switched off | I _{NOTL} = 1.8 mA NOTL off | 1 | Vsat _{NOTLoff} | | | 1 | V | А |
| 10.2 | Short current NOTL if switched off | $V_{NOTL} = V_{VB}$ NOTL off | 1 | Isc _{NOTLoff} | | | 15 | mA | А |
| 10.3 | Maximum output voltage NOTL | $\begin{array}{l} 17.5 \text{V} < \text{V}_{\text{VB}} < 30 \text{V} \\ \text{I}_{\text{NOTL}} = -2.5 \text{ mA} \\ \text{NOTL on} \end{array}$ | 1 | V _{NOTLmax} | 17.5 | | 22 | ٧ | А |
| 10.4 | Saturation voltage NOTL switched on; guaranteed down to VB low level threshold | $\begin{aligned} & \text{Vsat}_{\text{NOTLon}} = \text{V}_{\text{VB}} - \text{V}_{\text{NOTL}} \\ & \text{V}_{\text{VKL15}} = \text{V}_{\text{VB}} \\ & \text{I}_{\text{NOTL}} = -2.5 \text{ mA} \\ & \text{NOTL on} \end{aligned}$ | 1 | Vsat _{NOTLon} | | | 0.25 | V | А |
| 10.5 | Short current NOTL if switched off | V _{NOTL} = 0 V NOTL = on | 1 | Isc _{NOTLon} | -50 | | | mA | А |
| 10.7 | Time delay of internal up and down counter | | 1 | t _{Delay} | 360 | 400 | 450 | ms | Α |

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





7. Electrical Characteristics (Continued)

 $V_{VB} = 7.2 V$ to 17.5V, RKL15 = 50 k Ω 1%, RSET = 22 k Ω 1%, $T_{amb} = -40$ to 125°C, unless otherwise specified

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------|--|--|-----|---------------------|------|------|------|------|-------|
| 10.8 | Rise time at pin NOTL switch on | $C_{NOTL} \le 200 \text{ pF}$ V_{NOTL} from low = 10% to high = 90% V_{VB} | 1 | tr _{NOTL} | | | 5 | μs | А |
| 10.9 | Fall time at pin NOTL switch off | $C_{NOTL} \le 200 \text{ pF}$ V_{NOTL} from high = 90% to low = 10% V(VB) | 1 | tf _{NOTL} | | | 5 | μs | A |
| 11 | 11 Watchdog | | | | | | | | |
| 11.1 | Pull-down-resistor | $V_{VB} = V_{KL15} = 17.5V$ | 6 | Rpd _{WD} | 30 | | 200 | kΩ | Α |
| 11.2 | Voltage threshold low | | 6 | Vlow _{WD} | 1 | | | V | Α |
| 11.3 | Voltage threshold high | | 6 | Vhigh _{WD} | | | 3.5 | V | Α |
| 11.4 | Hysteresis | $Vhys_{WD} = Vhigh_{WD} - Vlow_{WD}$ | 6 | Vhys _{WD} | 0.5 | | | V | Α |
| 11.5 | Acceptable low WD pulse width for failure | Pulse = high or low RSET = 22 k Ω ±1% | 6 | Tu _{WD} | 2.6 | 3 | 3.3 | ms | Α |
| 11.6 | Acceptable high WD pulse width for failure | Pulse = high or low RSET = 22 k $\Omega \pm 1\%$ | 6 | To _{WD} | 7.1 | 8 | 8.9 | ms | А |

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

8. Diagrams

Figure 8-1. VCC Monitoring Diagram




Figure 8-2. Watchdog Timing Diagram








Figure 8-3. Time Delay Diagram




Figure 8-4. Push-pull Output NOTL





Figure 8-5. Application Circuit






9. Ordering Information

| Extended Type Number | Package | Remarks |
|----------------------|---------|---------------------------|
| ATA6025-TAQY | SO8 | Taped and reeled, Pb-free |

10. Package Information



11. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History | | | | | |
|--------------------|--|--|--|--|--|--|
| | Put datasheet in a new template | | | | | |
| 4716C-AUTO-09/05 | Pb-free logo on page 1 added | | | | | |
| 47 16C-AU 10-09/05 | Heading rows on Table "Absolute Maximum Ratings" on page 5 added | | | | | |
| | Ordering Information on page 12 changed | | | | | |



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

