- FEATURES
- High Efficiency: Up to $92 \%$
- 1.2 MHz Constant Switching Frequency
- 3.3V Output Voltage at $\mathrm{I}_{\text {OUt }}=100 \mathrm{~mA}$ from a Single AA Cell; 3.3V Output Voltage at $\mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}$ from two AA cells
- Low Start-up Voltage: 0.85V
- Integrated main switch and synchronous rectifier. No Schottky Diode Required
- 2.5 V to 5 V Output Voltage Range
- Automatic Pulse Skipping Mode Operation
- Tiny External Components
- $<1 \mu \mathrm{~A}$ Shutdown Current
- Antiringing Control Reduces EMI
- Space Saving 6-Pin Thin SOT23 Package


## - APPLICATIONS

- Cellular and Smart Phones
- Microprocessors and DSP Core Supplies
- Wireless and DSL Modems
- MP3 Player
- Digital Still and Video Cameras
- Portable Instruments


## - GENERAL DESCRIPTION

The FSP3603 is a 1.2 MHz constant frequency, current mode PWM step-up converter. It can supply 3.3 V output voltage at 100 mA from a single AA Cell. The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode. A switching frequency of 1.2 MHz allows the use of tiny, low profile inductors and ceramic capacitors. The current mode PWM operation with internal compensation provides excellent line and load transient characteristics. The FSP3603 features Pulse Skipping Mode operation at light loads to avoid unacceptable ripple voltage.
The FSP3603 is offered in a low profile (1mm) small 6-Pin SOT23 Package

- PIN CONFIGURATION
(Top View)


| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | SW | Power Switch Pin. It is the switch node connection to Inductor. |
| 2 | GND | Ground Pin |
| 3 | FB | Feedback Input Pin. Connect FB to the center point of the external resistor <br> divider. The feedback threshold voltage is 1.23V. |
| 4 | SHDN | Chip Shutdown Signal Input. Logic high is normal operation mode, Logic <br> Low is Shutdown. Typically, this pin is connected to VIN through a $1 \mathrm{M} \Omega$ <br> resistor. |
| 5 | VOUT | Power Output Pin. V Vut is held 0.6V below than $V_{\text {IN }}$ in shutdown. |
| 6 | VIN | Power Supply Input. Must be closely decoupled to GND, Pin 2, with a 4.7 <br> or greater ceramic capacitor. |

- ABSOLUTE MAXIMUM RATINGS(NOTE 1)

| Parameter | Rating | Unit |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | $-0.3 \sim+6$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | $-0.3 \sim+6$ | V |
| $\mathrm{~V}_{\text {SW }}$ | $-0.3 \sim+6$ | A |
| FB SHDN Voltages | $-0.3 \sim+6$ | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range (Note 2) | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec.) | +300 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance(Note 3) | $250(\theta \mathrm{JA})$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $110(\theta \mathrm{JC})$ | ${ }^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: $\mathrm{T}_{J}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $\mathrm{P}_{\mathrm{D}}$ according to the following formula: $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}}\right) \times\left(250^{\circ} \mathrm{C} / \mathrm{W}\right.$
Note 3: Thermal Resistance is specified with approximately 1 square of 1 oz copper.

- ELECTRICAL CHARACTERISTICS (NOTE 4)
$\left(\mathrm{V}_{\text {IN }}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, Unless otherwise noted)

| Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Range |  | 2.5 |  | 5 | V |
| Minimum Start-Up Voltage | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  | 0.85 | 1.0 | V |
| Minimum Operating Voltage | $\mathrm{V}_{\text {SHON }}=\mathrm{V}_{\text {IN }}$ |  | 0.5 | 0.65 | V |
| Switching Frequency |  | 0.95 | 1.2 | 1.5 |  |
|  | $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ | 0.85 | 1.2 | 1.5 | MHz |
| Max Duty Cycle | $V_{\text {FB }}=1.15 \mathrm{~V}-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ | 80 | 85 |  | \% |
| Current Limit Delay to Output | Guaranteed by design |  | 40 |  | ns |
| Feedback Voltage | $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ | 1.192 | 1.230 | 1.268 | V |
| NMOS Switch Leakage | $\mathrm{V}_{\mathrm{sw}}=5 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| PMOS Switch Leakage | $\mathrm{V}_{\mathrm{sw}}=0 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| NMOS Switch On Resistance | Vout $=3.3 \mathrm{~V}$ |  | 0.40 |  | $\Omega$ |
|  | Vout $=5 \mathrm{~V}$ |  | 0.35 |  |  |
| PMOS Switch On Resistance | Vout $=3.3 \mathrm{~V}$ |  | 0.70 |  | $\Omega$ |
|  | Vout $=5 \mathrm{~V}$ |  | 0.60 |  |  |
| NMOS Current Limit |  | 600 | 850 |  | mA |
| Quiescent Current (Active) | Measured on Vout |  | 300 | 500 | $\mu \mathrm{A}$ |
| Shutdown Current | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Line Regulation | V IN $=0.8 \mathrm{~V}$ to 3.0 V , lout $=10 \mathrm{~mA}$ |  | 1 |  | \%/V |
| Load Regulation | lout $=1 \mathrm{~mA}$ to 100 mA |  | 0.02 |  | \%/mA |
| SHDN Input Threshold |  | 0.35 | 0.60 | 1.50 | V |
| SHDN Input Current | $\mathrm{V}_{\text {SHON }}=5.5 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Note 4: $100 \%$ production test at $+25^{\circ} \mathrm{C}$. Specifications over the temperature range are guaranteed by design and characterization.

## FUNCTIONAL BLOCK DIAGRAM



## ■ FUNCTION DESCROPTION

## Operation

The FSP3603 is a synchronous step-up DC-DC converter. It utilizes internal MOSFETs to achieve high efficiency over the full load current range. It operates at a fixed switching frequency of 1.2 MHz , and uses the slope compensated current mode architecture. The device can operate with input voltage even below 1 V and the typical start-up voltage is 0.85 V .

## Synchronous Rectification

The FSP3603 integrates a synchronous rectifier to improve efficiency as well as to eliminate the external Schottky diode. The synchronous rectifier is used to reduce the conduction loss contributed by the forward voltage of Schottky diode. The synchronous rectifier is realized by a P-CH MOSFET with gate control circuitry that incorporates relatively complicated timing concerns.

## Low Voltage Start-Up

The FSP3603 can start up at supply voltage down to 0.85 V . During start-up, the internal low voltage start-up circuitry controls the NMOS switch to maximum peak inductor current. The device leaves the start-up mode once the Vout exceeds 2.3 V . A Comparator ( $\mathrm{V}_{\text {OUT }}$ GOOG Comp) monitors the output voltage and allows the chip into normal operation once the $\mathrm{V}_{\text {OUt }}$ exceeds 2.3 V . The device is biased by $\mathrm{V}_{\text {IN }}$ during start-up while biased by $\mathrm{V}_{\text {OUt }}$ once $\mathrm{V}_{\text {OUt }}$ exceeds $\mathrm{V}_{\mathbb{1}}$ then the operation will be independent of $\mathrm{V}_{\mathrm{IN}}$.

## Current Mode PWM Control

The FSP3603 is based on a slope compensated current mode control topology. It operates at a fixed frequency of 1.2 MHz . At the beginning of each clock cycle, the main switch (NMOS) is turned on and the inductor current starts to ramp. After the maximum duty cycle or the sense current signal equals to the error amplifier(EA) output, the main switch is turned off and the synchronous switch (PMOS) is turn on. This control topology features cycle by cycle current limiting which can prevent the main switch from overstress and prevent external inductor from saturation.

## Pulse Skipping Mode

At very light load, the FSP3603 automatically switches into Pulse Skipping Mode to improve efficiency. During this mode, the PWM control will skip some pulses to maintain regulation. If the load increases and the output voltage drops, the device will automatically switch back to normal PWM mode and maintain regulation.

## Antiringing Control

An antiringing circuitry is included to remove the high frequency ringing that appears on the SW pin when the inductor current goes to zero. In this case, a ringing on the SW pin is induced due to remaining energy stored in parasitic components of switch and inductor. The antiringing circuitry clamps the voltage internally to battery voltage
and therefore dampens this ringing.

## Device Shutdown

When SHDN is set logic high, the FSP3603 is put into operation. If SHDN is set logic low, the device is put into shutdown mode and consumes lower than $1 \mu \mathrm{~A}$ current. After start-up timing, the internal circuitry is supplied by $V_{\text {Out }}$, however, if shutdown mode is enabled, the internal circuitry will be supplied by battery again.

## - TYPICAL CHARACTERISCITS



Output Voltage vs. Output Current



Output Voltage vs. Output Current


## - TYPICAL CHARACTERISCITS (CONTINUED)

Minimum Start-Up Voltage vs. Output Current


No Load Input Current vs. Input Voltage


Pulse Skipping Mode Operation


Maximum Output Current vs. Input Voltage


Vout vs. Temperature


Antiringing Operation at SW


- TYPICAL CHARACTERISCITS (CONTINUED)


■ TYPICAL APPLICATION CIRCUIT


## ■ APPLICATION INFORMATION

## Setting the Output Voltage

An external resistor divider is used to set the output voltage. The output voltage of the switching regulator $\left(\mathrm{V}_{\text {OUT }}\right)$ is determined by the following equation:

$$
V_{\text {OUT }}=1.23 \mathrm{~V} \times\left(1+\frac{R 1}{R 2}\right)
$$

Table 1 list the resistor selection for output voltage setting.

| $\mathrm{V}_{\text {OUT }}$ | $\mathrm{R} 1(\Omega)$ | $\mathrm{R} 2(\Omega)$ |
| :---: | :---: | :---: |
| 3.3 V | 1.02 M | 604 k |
| 5.0 V | 1.02 M | 332 k |

## Inductor Selection

The high switching frequency of 1.2 MHz allows for small surface mount inductors. For most designs, the FSP3603 operates with inductors of $4.7 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$. The equation below can help to select the inductor, the
maximum output current can be get by this equation; where $\eta$ is the efficiency, $I_{\text {PEAK }}$ is the peak current limit, $f$ is the switching frequency, $L$ is the inductance value and $D$ is the duty cycle.

$$
I_{\text {OUT }}=\eta \times\left(\text { Ipeak }-\frac{V I N \times D}{2 \times f \times L}\right) \times(1-D)
$$

Larger inductors mean less inductor current ripple and usually less output voltage ripple. Larger inductors also mean more load power can be delivered. But large inductors are also with large profile and costly. The inductor ripple current is typically set for $20 \%$ to $40 \%$ of the maximum inductor current. When selecting an inductor, the DC current rating must be high enough to avoid saturation at peak current. For optimum load transient and efficiency, the low DCR should be selected. Table 2 lists some typical surface mount inductors that meet target applications for the FSP3603:

| Part <br> Number | $L$ <br> $(\mu H)$ | Max <br> DCR <br> $(m \Omega)$ | Rated <br> D.C. <br> Current <br> $(A)$ | Size <br> WxLxH <br> $(\mathrm{mm})$ |
| :---: | :---: | :---: | :---: | :---: |
| Sumida | 4.7 | 108.7 | 1.15 | $4.3 \times 4.8 \times 3$. |
| CR43 | 10 | 182 | 1.04 | 5 |
| Sumida | 4.7 | 72 | 1.32 |  |
| CDRH4D | 5.6 | 101 | 1.17 | $5.0 \times 5.0 \times 3$. |
| 28 | 6.8 | 109 | 1.12 | 0 |
|  | 10 | 128 | 1.00 |  |
| Toko | 4.7 | 45 | 1.87 | $5.0 \times 5.0 \times 3$. |
| D53LC | 6.8 | 68 | 1.51 | 0 |
|  | 10 | 90 | 1.33 |  |

## Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. A $2.2 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ output capacitor is sufficient for most applications. If output capacitor is larger than $10 \mu \mathrm{~F}$, a phase lead capacitor must be included to maintain enough phase margin. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings.

## Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. A minimum $4.7 \mu \mathrm{~F}$ input capacitor is needed for most applications. The input capacitor impedance at the switching frequency should be less than input source impedance to prevent high frequency switching current passing to the input. A low ESR input capacitor sized for maximum RMS current must be used. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

## Output Diode Selection

An Shottky diode should be included when the output voltage is above 4.5 V . The Schottky diode is optional for the output voltage not more than 4.5 V , but can improve efficiency by about $2 \%$ to $3 \%$.

## FOSLINK

■ ORDERING INFORMATION


■ MARKING INFORMATION


■ PACKAGE INFORMATION


| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
| A | 0.900 | 1.100 | 0.036 | 0.044 |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 |
| A2 | 0.900 | 1.000 | 0.036 | 0.040 |
| b | 0.300 | 0.500 | 0.012 | 0.020 |
| C | 0.100 | 0.200 | 0.004 | 0.008 |
| D | 2.800 | 3.100 | 0.112 | 0.124 |
| E | 2.50 | 3.100 | 0.100 | 0.124 |
| E1 | 1.500 | 1.700 | 0.060 | 0.068 |
| L | 0.200 | 0.550 | 0.002 | 0.022 |
| e | 0.95 Bsc. |  | 0.038 Bsc. |  |
| e1 | 1.90 Bsc. |  | 0.076 Bsc. |  |
| $\theta$ | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |

