

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table of contents

1. Description	1
1.1 Features	1
1.2 Applications	1
1.3 Pin Configuration	3
1.4 Block Diagram	4
1.5 Performance Outline	5
2. Operation of Functional Blocks	9
2.1 Memory	9
2.2 CPU	13
2.3 Reset	16
2.4 Processor Mode	20
2.5 Clock Generating Circuit	31
2.6 Protection	40
2.7 Interrupt	41
2.8 Watchdog Timer	61
2.9 DMAC	63
2.10 Timer	73
2.11 Serial I/O	91
2.12 A-D Converter	132
2.13 D-A Converter	142
2.14 CRC Calculation Circuit	144
2.15 Expansion Function	146
2.16 Programmable I/O	207
3. Usage Precaution	217
4. Electrical Characteristic	222
5. Marking Figure	239
6. Package Outline	240

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.3 Pin Configuration

Figure 1.3.1 shows the pin configuration (top view).




Figure 1.3.1 Pin configuration (top view)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.4 Block Diagram

Figure 1.4.1 is a block diagram of the M306H1SFP.




Figure 1.4.1 Block diagram of M306H1SFP

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.5 Performance Outline

Table 1.5.1 is a performance outline of M306H1SFP.

Table 1.5.1 Performance outline of M306H1SFP

Item		Performance
Number of basic instructions		91 instructions
Shortest instruction execution time		100ns (f(XIN)=10MHz)
Memory capacity	ROM	—
	RAM	5K bytes
I/O port	P0 to P10 (except P85)	8 bits x 10, 7 bits x 1
Input port	P85	1 bit x 1
Output port	P11	9 bit x 1
Multifunction timer	TA0, TA1, TA2, TA3, TA4	16 bits x 5
	TB0, TB1, TB2, TB3, TB4, TB5	16 bits x 6
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3
	SI/O3, SI/O4	(Clock synchronous) x 2
A-D converter		8 bits x (8 + 2) channels
D-A converter		8 bits x 2 channels
DMAC		2 channels (trigger: 24 sources)
CRC calculation circuit		CRC-CCITT
Watchdog timer		15 bits x 1 (with prescaler)
Interrupt		25 internal and 8 external sources, 4 software sources, 7 levels
Clock generating circuit		2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or crystal oscillator)
Supply voltage		4.75 to 5.25V (f(XIN)=10MHz)
Device configuration		CMOS high performance silicon gate
Package		144-pin plastic mold QFP
OSD function	OSD display RAM	2.75K Bytes (25 x 40 x 22-bit)
	Font RAM	3.84K Bytes (12 x 10 x 256-bit)
	SYRAM	260 Bytes (13 x 10 x 16-bit)
	Screen composition	40 characters x 25 lines
	Character composition	12 x 10 dots matrix
	Character coloring	8 colors choices per character
	Character Background coloring	8 colors choices per character
	Background coloring	8 colors choices per screen
	SYRAM color	8 colors choices per character
	Character Background coloring	8 colors choices per character
	Synchronous signal	PAL
Video signal	PAL	
Data slicer	Slice RAM	864 Bytes (48 x 18 x 8-bit)
	VBIRAM	95 Bytes ((5 + 5 x 18) x 8-bit)
	Data slicer	for PDC, VPS and VBI
	Encoder	for VBI

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.2 Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 4.75 to 5.25 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	Input	This pin switches between processor modes. Connect it to the Vcc pin when in microprocessor mode.
RESET	Reset input	Input	A "L" on this input resets the microcomputer.
XIN XOUT	Clock input Clock output	Input Output	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L".
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually.
D0 to D7		Input/output	When set as a separate bus, these pins input and output data (D0–D7).
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as external interrupt pins as selected by software.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8–D15).
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0.
A0 to A7		Output	These pins output 8 low-order address bits (A0–A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0–D7) and output 8 low-order address bits (A0–A7) separated in time by multiplexing.
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8–A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
CS0,CS2,CS3, A16 to A19		Output Output	These pins output $\overline{CS0}$, $\overline{CS2}$, $\overline{CS3}$ signals and A16–A19. $\overline{CS0}$, $\overline{CS2}$, $\overline{CS3}$ are chip select signals used to specify an access space. A16–A19 are 4 high-order address bits.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.3 Pin Description

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0.
\overline{WRL} / \overline{WR} , \overline{WRH} / \overline{BHE} , \overline{RD} , \overline{BCLK} , \overline{HLDA} , \overline{HOLD} , \overline{ALE} , \overline{RDY}		Output Output Output Output Input Output Input	Output \overline{WRL} , \overline{WRH} (\overline{WR} and \overline{BHE}), \overline{RD} , \overline{BCLK} , \overline{HLDA} , and \overline{ALE} signals. \overline{WRL} and \overline{WRH} , and \overline{BHE} and \overline{WR} can be switched using software control. <ul style="list-style-type: none"> ■ \overline{WRL}, \overline{WRH}, and \overline{RD} selected With a 16-bit external data bus, data is written to even addresses when the \overline{WRL} signal is "L" and to the odd addresses when the \overline{WRH} signal is "L". Data is read when \overline{RD} is "L". <ul style="list-style-type: none"> ■ \overline{WR}, \overline{BHE}, and \overline{RD} selected Data is written when \overline{WR} is "L". Data is read when \overline{RD} is "L". Odd addresses are accessed when \overline{BHE} is "L". Use this mode when using an 8-bit external data bus. While the input level at the \overline{HOLD} pin is "L", the microcomputer is placed in the hold state. While in the hold state, \overline{HLDA} outputs a "L" level. \overline{ALE} is used to latch the address. While the input level of the \overline{RDY} pin is "L", the microcomputer is in the ready state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. The port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P6 (P70 and P71 are N channel open-drain output). Pins in this port also function as timer A0–A3, timer B5 or UART2 I/O pins as selected by software.
P80 to P84, P86, P87, P85	I/O port P8 I/O port P85	Input/output Input/output Input/output Input	P80 to P84, P86, and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from "H" to "L". The NMI function cannot be cancelled using software. The pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0–B4 input pins, D-A converter output pins, A-D converter extended input pins, or A-D trigger input pins as selected by software.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P104–P107 also function as input pins for the key input interrupt function.
VDD1	Power supply input		Digital power supply pin. Connect to +5 V.
VDD2	Power supply input		Analog power supply pin. Connect to +5 V.
VDD3	Power supply input		Analog power supply pin. Connect to +5 V.
CVIDEO1	Composite video output 1	Output	This is composite video signal output pin. Output 2 Vp-p composite video signal. In superimpose mode, this pin's signal consists of CVIN1 signal of the display range combined with the character output signal.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.4 Pin Description

Pin name	Signal name	I/O type	Function
CVIDEO2	Composite video output 2	Output	This is composite video signal output pin. Output 2 Vp-p composite video signal. This pin's signal consists of CVIN2 signal of vertical blanking erase interval combined with the VBI output signal.
SVREF	Synchronous slice level input	Input	When slice the vertical synchronous signal, input slice power.
CVIN1	Composite video signal input 1	Input	This pin inputs the external composite video signal. In superimpose mode, this pin's signal consists of it's composite video signal combined with the character output signal. Data slices this signal internally by setting.
SECAMIN	SECAM input	Input	Carrier input pin for SECAM.
CVIN2	Composite video signal input 2	Input	This pin inputs the external composite video signal. In VBI encode, this pin's signal consists of it's composite video signal combined with the VBI output signal. Data slices this signal internally by setting.
SYNCIN	Composite video signal input 3	Input	This pin inputs the external composite video signal. Synchronous divides this signal internally.
HOR			Input digital horizontal synchronous signal (5 V).
LP1	Filter output 1	Output	This is filter output pin 1 (for display).
LP2	Filter output 2	Output	This is filter output pin 2 (for synchronous).
LP3	Filter output 3	Output	This is filter output pin 3 (for VBI, VPS).
LP4	Filter output 4	Output	This is filter output pin 4 (for PDC).
FSCIN	fsc input pin for synchronous signal generation	Input	Sub-carrier (fsc) input pin for synchronous signal generation.
VERT	Vertical synchronous signal input	Input	Digital vertical synchronous signal input (5 V).
P110 to P118	Output port P11	Output	This is a 9-bit output-only port. Pins in this port also function as EDO2, EDO1, CSYN, BLNK, B, G, R, GRAY, SLICEON output pins as selected by software.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2. Operation of Functional Blocks

The M306H0SFP accommodates certain units in a single chip. These units include RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, OSD circuit, Data slicer circuit, Data encode circuit and I/O ports.

The following explains each unit.

2.1 Memory

Figure 2.1.1 is a memory map of the M306H0SFP. The address space extends the 1M bytes from address 00000₁₆ to FFFFF₁₆. From address FFFFF₁₆ down is ROM. In the M306H0SFP, can use from address from 04000₁₆ to FFFFF₁₆ as external ROM area. The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to from address FFFDC₁₆ to FFFFF₁₆. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

5K bytes of internal RAM is mapped to from address 00400₁₆ to 017FF₁₆. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to from address 00000₁₆ to 003FF₁₆. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 2.1.2 to 2.1.4 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to from address FFE00₁₆ to FFFDB₁₆. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

Address 01800₁₆ to 03FFF₁₆ and address 28000₁₆ to 2FFFF₁₆ are reserved and cannot be used.




Figure 2.1.1 Memory map

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

0000 ¹⁶		0044 ¹⁶	INT3 interrupt control register(INT3IC)
0001 ¹⁶		0045 ¹⁶	Timer B5 interrupt control register (TB5IC)
0002 ¹⁶		0046 ¹⁶	Timer B4 interrupt control register (TB4IC)
0003 ¹⁶		0047 ¹⁶	Timer B3 interrupt control register (TB3IC)
0004 ¹⁶	Processor mode register 0 (PM0)	0048 ¹⁶	SI/O4 interrupt control register (S4IC) INT5 interrupt control register(INT5IC)
0005 ¹⁶	Processor mode register 1(PM1)	0049 ¹⁶	SI/O3 interrupt control register (S3IC) INT4 interrupt control register(INT4IC)
0006 ¹⁶	System clock control register 0 (CM0)	004A ¹⁶	Bus collision detection interrupt control register (BCNIC)
0007 ¹⁶	System clock control register 1 (CM1)	004B ¹⁶	DMA0 interrupt control register (DM0IC)
0008 ¹⁶	Chip select control register (CSR)	004C ¹⁶	DMA1 interrupt control register (DM1IC)
0009 ¹⁶	Address match interrupt enable register (AIER)	004D ¹⁶	Key input interrupt control register (KUPIC)
000A ¹⁶	Protect register (PRCR)	004E ¹⁶	A-D conversion interrupt control register (ADIC)
000B ¹⁶		004F ¹⁶	UART2 transmit interrupt control register (S2TIC)
000C ¹⁶		0050 ¹⁶	UART2 receive interrupt control register (S2RIC)
000D ¹⁶		0051 ¹⁶	UART0 transmit interrupt control register (S0TIC)
000E ¹⁶	Watchdog timer start register (WDTS)	0052 ¹⁶	UART0 receive interrupt control register (S0RIC)
000F ¹⁶	Watchdog timer control register (WDC)	0053 ¹⁶	UART1 transmit interrupt control register (S1TIC)
0010 ¹⁶		0054 ¹⁶	UART1 receive interrupt control register (S1RIC)
0011 ¹⁶	Address match interrupt register 0 (RMAD0)	0055 ¹⁶	Timer A0 interrupt control register (TA0IC)
0012 ¹⁶		0056 ¹⁶	Timer A1 interrupt control register (TA1IC)
0013 ¹⁶		0057 ¹⁶	Timer A2 interrupt control register (TA2IC)
0014 ¹⁶		0058 ¹⁶	Timer A3 interrupt control register (TA3IC)
0015 ¹⁶	Address match interrupt register 1 (RMAD1)	0059 ¹⁶	Timer A4 interrupt control register (TA4IC)
0016 ¹⁶		005A ¹⁶	Timer B0 interrupt control register (TB0IC)
0017 ¹⁶		005B ¹⁶	Timer B1 interrupt control register (TB1IC)
0018 ¹⁶		005C ¹⁶	Timer B2 interrupt control register (TB2IC)
0019 ¹⁶		005D ¹⁶	INT0 interrupt control register (INT0IC)
001A ¹⁶		005E ¹⁶	INT1 interrupt control register (INT1IC)
001B ¹⁶		005F ¹⁶	INT2 interrupt control register (INT2IC)
001C ¹⁶		0060 ¹⁶	
001D ¹⁶			≈ ≈
001E ¹⁶		0200 ¹⁶	
001F ¹⁶		0201 ¹⁶	
0020 ¹⁶		0202 ¹⁶	Display RAM address control register
0021 ¹⁶	DMA0 source pointer (SAR0)	0203 ¹⁶	
0022 ¹⁶		0204 ¹⁶	Display RAM data control register
0023 ¹⁶		0205 ¹⁶	
0024 ¹⁶		0206 ¹⁶	Font RAM address control register
0025 ¹⁶	DMA0 destination pointer (DAR0)	0207 ¹⁶	
0026 ¹⁶		0208 ¹⁶	Font RAM data control register
0027 ¹⁶		0209 ¹⁶	
0028 ¹⁶		020A ¹⁶	SYRAM address control register
0029 ¹⁶	DMA0 transfer counter (TCR0)	020B ¹⁶	
002A ¹⁶		020C ¹⁶	SYRAM data control register
002B ¹⁶		020D ¹⁶	
002C ¹⁶	DMA0 control register (DM0CON)	020E ¹⁶	Slice RAM address control register
002D ¹⁶		020F ¹⁶	
002E ¹⁶		0210 ¹⁶	Slice RAM data control register
002F ¹⁶		0211 ¹⁶	
0030 ¹⁶		0212 ¹⁶	VBIRAM address control register
0031 ¹⁶	DMA1 source pointer (SAR1)	0213 ¹⁶	
0032 ¹⁶		0214 ¹⁶	VBIRAM data control register
0033 ¹⁶		0215 ¹⁶	
0034 ¹⁶		0216 ¹⁶	Address control register for expansion register
0035 ¹⁶	DMA1 destination pointer (DAR1)	0217 ¹⁶	
0036 ¹⁶		0218 ¹⁶	Data control register for expansion register
0037 ¹⁶		0219 ¹⁶	
0038 ¹⁶		021A ¹⁶	Humming 8/4 register
0039 ¹⁶	DMA1 transfer counter (TCR1)	021B ¹⁶	
003A ¹⁶		021C ¹⁶	Humming 24/18 register 0
003B ¹⁶		021D ¹⁶	
003C ¹⁶	DMA1 control register (DM1CON)	021E ¹⁶	Humming 24/18 register 1
003D ¹⁶		021F ¹⁶	
003E ¹⁶		0220 ¹⁶	
003F ¹⁶			≈ ≈
0040 ¹⁶		033F ¹⁶	
0041 ¹⁶			
0042 ¹⁶			
0043 ¹⁶			

Figure 2.1.2 Location of peripheral unit control registers (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

0340 ¹⁶	Timer B3, 4, 5 count start flag (TBSR)	0380 ¹⁶	Count start flag (TABSR)
0341 ¹⁶		0381 ¹⁶	Clock prescaler reset flag (CPSRF)
0342 ¹⁶		0382 ¹⁶	One-shot start flag (ONSF)
0343 ¹⁶	Timer A1-1 register (TA11)	0383 ¹⁶	Trigger select register (TRGSR)
0344 ¹⁶		0384 ¹⁶	Up-down flag (UDF)
0345 ¹⁶	Timer A2-1 register (TA21)	0385 ¹⁶	
0346 ¹⁶		0386 ¹⁶	Timer A0 (TA0)
0347 ¹⁶	Timer A4-1 register (TA41)	0387 ¹⁶	
0348 ¹⁶	Reserved register	0388 ¹⁶	Timer A1 (TA1)
0349 ¹⁶	Reserved register	0389 ¹⁶	
034A ¹⁶	Reserved register	038A ¹⁶	Timer A2 (TA2)
034B ¹⁶	Reserved register	038B ¹⁶	
034C ¹⁶	Reserved register	038C ¹⁶	Timer A3 (TA3)
034D ¹⁶	Reserved register	038D ¹⁶	
034E ¹⁶		038E ¹⁶	Timer A4 (TA4)
034F ¹⁶		038F ¹⁶	
0350 ¹⁶		0390 ¹⁶	Timer B0 (TB0)
0351 ¹⁶	Timer B3 register (TB3)	0391 ¹⁶	
0352 ¹⁶		0392 ¹⁶	Timer B1 (TB1)
0353 ¹⁶	Timer B4 register (TB4)	0393 ¹⁶	
0354 ¹⁶		0394 ¹⁶	Timer B2 (TB2)
0355 ¹⁶	Timer B5 register (TB5)	0395 ¹⁶	
0356 ¹⁶		0396 ¹⁶	Timer A0 mode register (TA0MR)
0357 ¹⁶		0397 ¹⁶	Timer A1 mode register (TA1MR)
0358 ¹⁶		0398 ¹⁶	Timer A2 mode register (TA2MR)
0359 ¹⁶		0399 ¹⁶	Timer A3 mode register (TA3MR)
035A ¹⁶		039A ¹⁶	Timer A4 mode register (TA4MR)
035B ¹⁶	Timer B3 mode register (TB3MR)	039B ¹⁶	Timer B0 mode register (TB0MR)
035C ¹⁶	Timer B4 mode register (TB4MR)	039C ¹⁶	Timer B1 mode register (TB1MR)
035D ¹⁶	Timer B5 mode register (TB5MR)	039D ¹⁶	Timer B2 mode register (TB2MR)
035E ¹⁶		039E ¹⁶	
035F ¹⁶	Interrupt cause select register (IFSR)	039F ¹⁶	
0360 ¹⁶	SI/O3 transmit/receive register (S3TRR)	03A0 ¹⁶	UART0 transmit/receive mode register (U0MR)
0361 ¹⁶		03A1 ¹⁶	UART0 bit rate generator (U0BRG)
0362 ¹⁶	SI/O3 control register (S3C)	03A2 ¹⁶	UART0 transmit buffer register (U0TB)
0363 ¹⁶	SI/O3 bit rate generator (S3BRG)	03A3 ¹⁶	
0364 ¹⁶	SI/O4 transmit/receive register (S4TRR)	03A4 ¹⁶	UART0 transmit/receive control register 0 (U0C0)
0365 ¹⁶		03A5 ¹⁶	UART0 transmit/receive control register 1 (U0C1)
0366 ¹⁶	SI/O4 control register (S4C)	03A6 ¹⁶	UART0 receive buffer register (U0RB)
0367 ¹⁶	SI/O4 bit rate generator (S4BRG)	03A7 ¹⁶	
0368 ¹⁶		03A8 ¹⁶	UART1 transmit/receive mode register (U1MR)
0369 ¹⁶		03A9 ¹⁶	UART1 bit rate generator (U1BRG)
036A ¹⁶		03AA ¹⁶	UART1 transmit buffer register (U1TB)
036B ¹⁶		03AB ¹⁶	
036C ¹⁶		03AC ¹⁶	UART1 transmit/receive control register 0 (U1C0)
036D ¹⁶		03AD ¹⁶	UART1 transmit/receive control register 1 (U1C1)
036E ¹⁶		03AE ¹⁶	UART1 receive buffer register (U1RB)
036F ¹⁶		03AF ¹⁶	
0370 ¹⁶		03B0 ¹⁶	UART transmit/receive control register 2 (UCON)
0371 ¹⁶		03B1 ¹⁶	
0372 ¹⁶		03B2 ¹⁶	
0373 ¹⁶		03B3 ¹⁶	
0374 ¹⁶		03B4 ¹⁶	
0375 ¹⁶	UART2 special mode register 3(U2SMR3)	03B5 ¹⁶	
0376 ¹⁶	UART2 special mode register 2(U2SMR2)	03B6 ¹⁶	
0377 ¹⁶	UART2 special mode register (U2SMR)	03B7 ¹⁶	
0378 ¹⁶	UART2 transmit/receive mode register (U2MR)	03B8 ¹⁶	DMA0 request cause select register (DM0SL)
0379 ¹⁶	UART2 bit rate generator (U2BRG)	03B9 ¹⁶	
037A ¹⁶	UART2 transmit buffer register (U2TB)	03BA ¹⁶	DMA1 request cause select register (DM1SL)
037B ¹⁶		03BB ¹⁶	
037C ¹⁶	UART2 transmit/receive control register 0 (U2C0)	03BC ¹⁶	CRC data register (CRCD)
037D ¹⁶	UART2 transmit/receive control register 1 (U2C1)	03BD ¹⁶	
037E ¹⁶	UART2 receive buffer register (U2RB)	03BE ¹⁶	CRC input register (CRCIN)
037F ¹⁶		03BF ¹⁶	

Figure 2.1.3 Location of peripheral unit control registers (2)

M306H1SFPSINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

03C0 ₁₆	A-D register 0 (AD0)
03C1 ₁₆	Reserved register
03C2 ₁₆	A-D register 1 (AD1)
03C3 ₁₆	Reserved register
03C4 ₁₆	A-D register 2 (AD2)
03C5 ₁₆	Reserved register
03C6 ₁₆	A-D register 3 (AD3)
03C7 ₁₆	Reserved register
03C8 ₁₆	A-D register 4 (AD4)
03C9 ₁₆	Reserved register
03CA ₁₆	A-D register 5 (AD5)
03CB ₁₆	Reserved register
03CC ₁₆	A-D register 6 (AD6)
03CD ₁₆	Reserved register
03CE ₁₆	A-D register 7 (AD7)
03CF ₁₆	Reserved register
03D0 ₁₆	
03D1 ₁₆	
03D2 ₁₆	
03D3 ₁₆	
03D4 ₁₆	A-D control register 2 (ADCON2)
03D5 ₁₆	
03D6 ₁₆	A-D control register 0 (ADCON0)
03D7 ₁₆	A-D control register 1 (ADCON1)
03D8 ₁₆	D-A register 0 (DA0)
03D9 ₁₆	
03DA ₁₆	D-A register 1 (DA1)
03DB ₁₆	
03DC ₁₆	D-A control register (DACON)
03DD ₁₆	
03DE ₁₆	
03DF ₁₆	
03E0 ₁₆	Port P0 (P0)
03E1 ₁₆	Port P1 (P1)
03E2 ₁₆	Port P0 direction register (PD0)
03E3 ₁₆	Port P1 direction register (PD1)
03E4 ₁₆	Port P2 (P2)
03E5 ₁₆	Port P3 (P3)
03E6 ₁₆	Port P2 direction register (PD2)
03E7 ₁₆	Port P3 direction register (PD3)
03E8 ₁₆	Port P4 (P4)
03E9 ₁₆	Port P5 (P5)
03EA ₁₆	Port P4 direction register (PD4)
03EB ₁₆	Port P5 direction register (PD5)
03EC ₁₆	Port P6 (P6)
03ED ₁₆	Port P7 (P7)
03EE ₁₆	Port P6 direction register (PD6)
03EF ₁₆	Port P7 direction register (PD7)
03F0 ₁₆	Port P8 (P8)
03F1 ₁₆	Port P9 (P9)
03F2 ₁₆	Port P8 direction register (PD8)
03F3 ₁₆	Port P9 direction register (PD9)
03F4 ₁₆	Port P10 (P10)
03F5 ₁₆	
03F6 ₁₆	Port P10 direction register (PD10)
03F7 ₁₆	
03F8 ₁₆	
03F9 ₁₆	
03FA ₁₆	
03FB ₁₆	
03FC ₁₆	Pull-up control register 0 (PUR0)
03FD ₁₆	Pull-up control register 1 (PUR1)
03FE ₁₆	Pull-up control register 2 (PUR2)
03FF ₁₆	Port control register (PCR)

Figure 2.1.4 Location of peripheral unit control registers (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.2 Central Processing Unit (CPU)

The CPU has 13 registers shown in Figure 2.2.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 2.2.1 Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 2.2.2 shows the flag register (FLG). The following explains the function of each flag:

- **Bit 0: Carry flag (C flag)**

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

- **Bit 1: Debug flag (D flag)**

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 2: Zero flag (Z flag)**

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

- **Bit 3: Sign flag (S flag)**

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

- **Bit 4: Register bank select flag (B flag)**

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

- **Bit 5: Overflow flag (O flag)**

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

- **Bit 6: Interrupt enable flag (I flag)**

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

- **Bit 7: Stack pointer select flag (U flag)**

Interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this flag is “1”.

This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

- **Bits 8 to 11: Reserved area**

- **Bits 12 to 14: Processor interrupt priority level (IPL)**

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- **Bit 15: Reserved area**

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 2.2.2 Flag register (FLG)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.3 Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2V_{CC} max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence.




Figure 2.3.1 Example reset circuit




Figure 2.3.2 Reset sequence

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.3.1 shows the statuses of the other pins while the $\overline{\text{RESET}}$ pin level is "L". Figures 2.3.3 and 2.3.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 2.3.1 Pin status when $\overline{\text{RESET}}$ pin level is "L"

Pin name	Status	
	CNV _{SS} = V _{CC}	
	BYTE = V _{SS}	BYTE = V _{CC}
P0	Data input (floating)	Data input (floating)
P1	Data input (floating)	Input port (floating)
P2, P3, P40 to P43	Address output (undefined)	Address output (undefined)
P44	$\overline{\text{CS0}}$ output ("H" level is output)	$\overline{\text{CS0}}$ output ("H" level is output)
P45 to P47	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)
P50	$\overline{\text{WR}}$ output ("H" level is output)	$\overline{\text{WR}}$ output ("H" level is output)
P51	$\overline{\text{BHE}}$ output (undefined)	$\overline{\text{BHE}}$ output (undefined)
P52	$\overline{\text{RD}}$ output ("H" level is output)	$\overline{\text{RD}}$ output ("H" level is output)
P53	BCLK output	BCLK output
P54	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)
P55	$\overline{\text{HOLD}}$ input (floating)	$\overline{\text{HOLD}}$ input (floating)
P56	$\overline{\text{ALE}}$ output ("L" level is output)	$\overline{\text{ALE}}$ output ("L" level is output)
P57	$\overline{\text{RDY}}$ input (floating)	$\overline{\text{RDY}}$ input (floating)
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)
P110 to P118	Output port	Output port
CVIDEO1, CVIDEO2	Output port	Output port
CVIN1, CVIN2, SECAMIN, SVREF, SYNCIN, VERT, FSCIN	Input port	Input port
LP1, LP2, LP3, LP4	Output port	Output port

2.3.1 Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Processor mode register 0 (Note)	(0004 ₁₆)...	00 ₁₆	Display RAM address control register	(0202 ₁₆)...	00 ₁₆
Processor mode register 1	(0005 ₁₆)...	0 0 0 0 0 0 x x 0	Display RAM data control register	(0203 ₁₆)...	00 ₁₆
System clock control register 0	(0006 ₁₆)...	0 1 0 0 1 0 0 0	Font RAM address control register	(0204 ₁₆)...	00 ₁₆
System clock control register 1	(0007 ₁₆)...	0 0 1 0 0 0 0 0	Font RAM data control register	(0205 ₁₆)...	00 ₁₆
Chip select control register	(0008 ₁₆)...	0 0 0 0 0 0 0 1	SYRAM address control register	(0206 ₁₆)...	00 ₁₆
Address match interrupt enable register	(0009 ₁₆)...	x x x x x x x 0 0	SYRAM data control register	(0207 ₁₆)...	00 ₁₆
Protect register	(000A ₁₆)...	x x x x x x 0 0 0	Slice RAM address control register	(0208 ₁₆)...	00 ₁₆
Watchdog timer control register	(000F ₁₆)...	0 0 0 ? ? ? ? ?	Slice RAM data control register	(0209 ₁₆)...	00 ₁₆
Address match interrupt register 0	(0010 ₁₆)...	00 ₁₆	VBIRAM address control register	(020A ₁₆)...	00 ₁₆
	(0011 ₁₆)...	00 ₁₆	VBIRAM data control register	(020B ₁₆)...	00 ₁₆
	(0012 ₁₆)...	x x x x x 0 0 0 0	Address control register for expansion register	(020C ₁₆)...	00 ₁₆
Address match interrupt register 1	(0014 ₁₆)...	00 ₁₆	Data control register for expansion register	(020D ₁₆)...	00 ₁₆
	(0015 ₁₆)...	00 ₁₆	Humming 8/4	(020E ₁₆)...	00 ₁₆
	(0016 ₁₆)...	x x x x x 0 0 0 0	Humming 24/18	(020F ₁₆)...	00 ₁₆
DMA0 control register	(002C ₁₆)...	0 0 0 0 0 ? 0 0	Timer B3,4,5 count start flag	(0210 ₁₆)...	00 ₁₆
DMA1 control register	(003C ₁₆)...	0 0 0 0 0 ? 0 0	Reserved register	(0211 ₁₆)...	00 ₁₆
INT3 interrupt control register	(0044 ₁₆)...	x x 0 0 ? 0 0 0	Reserved register	(0212 ₁₆)...	00 ₁₆
Timer B5 interrupt control register	(0045 ₁₆)...	x x x x ? 0 0 0	Reserved register	(0213 ₁₆)...	00 ₁₆
Timer B4 interrupt control register	(0046 ₁₆)...	x x x x ? 0 0 0	Reserved register	(0214 ₁₆)...	00 ₁₆
Timer B3 interrupt control register	(0047 ₁₆)...	x x x x ? 0 0 0	Reserved register	(0215 ₁₆)...	00 ₁₆
SI/O4 interrupt control register	(0048 ₁₆)...	x x 0 0 ? 0 0 0	Timer B3 mode register	(0216 ₁₆)...	00 ₁₆
SI/O3 interrupt control register	(0049 ₁₆)...	x x 0 0 ? 0 0 0	Timer B4 mode register	(0217 ₁₆)...	00 ₁₆
Bus collision detection interrupt control register	(004A ₁₆)...	x x x x ? 0 0 0	Timer B5 mode register	(0218 ₁₆)...	00 ₁₆
DMA0 interrupt control register	(004B ₁₆)...	x x x x ? 0 0 0	Interrupt cause select register	(0219 ₁₆)...	00 ₁₆
DMA1 interrupt control register	(004C ₁₆)...	x x x x ? 0 0 0	SI/O3 control register	(021A ₁₆)...	00 ₁₆
Key input interrupt control register	(004D ₁₆)...	x x x x ? 0 0 0	SI/O4 control register	(021B ₁₆)...	00 ₁₆
A-D conversion interrupt control register	(004E ₁₆)...	x x x x ? 0 0 0	UART2 special mode register 2	(021C ₁₆)...	00 ₁₆
UART2 transmit interrupt control register	(004F ₁₆)...	x x x x ? 0 0 0	UART2 special mode register	(021D ₁₆)...	00 ₁₆
UART2 receive interrupt control register	(0050 ₁₆)...	x x x x ? 0 0 0	UART2 transmit/receive mode register	(021E ₁₆)...	00 ₁₆
UART0 transmit interrupt control register	(0051 ₁₆)...	x x x x ? 0 0 0	UART2 transmit/receive control register 0	(021F ₁₆)...	00 ₁₆
UART0 receive interrupt control register	(0052 ₁₆)...	x x x x ? 0 0 0	UART2 transmit/receive control register 1	(0340 ₁₆)...	0 0 0 x x x x x
UART1 transmit interrupt control register	(0053 ₁₆)...	x x x x ? 0 0 0		(0348 ₁₆)...	00 ₁₆
UART1 receive interrupt control register	(0054 ₁₆)...	x x x x ? 0 0 0		(0349 ₁₆)...	00 ₁₆
Timer A0 interrupt control register	(0055 ₁₆)...	x x x x ? 0 0 0		(034A ₁₆)...	00 ₁₆
Timer A1 interrupt control register	(0056 ₁₆)...	x x x x ? 0 0 0		(034B ₁₆)...	00 ₁₆
Timer A2 interrupt control register	(0057 ₁₆)...	x x x x ? 0 0 0		(035B ₁₆)...	0 0 ? x 0 0 0 0
Timer A3 interrupt control register	(0058 ₁₆)...	x x x x ? 0 0 0		(035C ₁₆)...	0 0 ? x 0 0 0 0
Timer A4 interrupt control register	(0059 ₁₆)...	x x x x ? 0 0 0		(035D ₁₆)...	0 0 ? x 0 0 0 0
Timer B0 interrupt control register	(005A ₁₆)...	x x x x ? 0 0 0		(035F ₁₆)...	00 ₁₆
Timer B1 interrupt control register	(005B ₁₆)...	x x x x ? 0 0 0		(0362 ₁₆)...	40 ₁₆
Timer B2 interrupt control register	(005C ₁₆)...	x x x x ? 0 0 0		(0366 ₁₆)...	40 ₁₆
INT0 interrupt control register	(005D ₁₆)...	x x 0 0 ? 0 0 0		(0376 ₁₆)...	00 ₁₆
INT1 interrupt control register	(005E ₁₆)...	x x 0 0 ? 0 0 0		(0377 ₁₆)...	00 ₁₆
INT2 interrupt control register	(005F ₁₆)...	x x 0 0 ? 0 0 0		(0378 ₁₆)...	00 ₁₆

x : Nothing is mapped to this bit
? : Undefined

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Figure 2.3.3 Device's internal status after a reset is cleared

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Count start flag	(0380 ₁₆)...	00 ₁₆	D-A control register	(03DC ₁₆)...	00 ₁₆
Clock prescaler reset flag	(0381 ₁₆)...	0XXXXXX	Port P0 direction register	(03E2 ₁₆)...	00 ₁₆
One-shot start flag	(0382 ₁₆)...	00X0000	Port P1 direction register	(03E3 ₁₆)...	00 ₁₆
Trigger select flag	(0383 ₁₆)...	00 ₁₆	Port P2 direction register	(03E6 ₁₆)...	00 ₁₆
Up-down flag	(0384 ₁₆)...	00 ₁₆	Port P3 direction register	(03E7 ₁₆)...	00 ₁₆
Timer A0 mode register	(0396 ₁₆)...	00 ₁₆	Port P4 direction register	(03EA ₁₆)...	00 ₁₆
Timer A1 mode register	(0397 ₁₆)...	00 ₁₆	Port P5 direction register	(03EB ₁₆)...	00 ₁₆
Timer A2 mode register	(0398 ₁₆)...	00 ₁₆	Port P6 direction register	(03EE ₁₆)...	00 ₁₆
Timer A3 mode register	(0399 ₁₆)...	00 ₁₆	Port P7 direction register	(03EF ₁₆)...	00 ₁₆
Timer A4 mode register	(039A ₁₆)...	00 ₁₆	Port P8 direction register	(03F2 ₁₆)...	00X0000
Timer B0 mode register	(039B ₁₆)...	00?X000	Port P9 direction register	(03F3 ₁₆)...	00 ₁₆
Timer B1 mode register	(039C ₁₆)...	00?X000	Port P10 direction register	(03F6 ₁₆)...	00 ₁₆
Timer B2 mode register	(039D ₁₆)...	00?X000	Pull-up control register 0	(03FC ₁₆)...	00 ₁₆
UART0 transmit/receive mode register	(03A0 ₁₆)...	00 ₁₆	Pull-up control register 1(Note)	(03FD ₁₆)...	00 ₁₆
UART0 transmit/receive control register 0	(03A4 ₁₆)...	00001000	Pull-up control register 2	(03FE ₁₆)...	00 ₁₆
UART0 transmit/receive control register 1	(03A5 ₁₆)...	00000010	Port control register	(03FF ₁₆)...	00 ₁₆
UART1 transmit/receive mode register	(03A8 ₁₆)...	00 ₁₆	Data registers (R0/R1/R2/R3)		0000 ₁₆
UART1 transmit/receive control register 0	(03AC ₁₆)...	00001000	Address registers (A0/A1)		0000 ₁₆
UART1 transmit/receive control register 1	(03AD ₁₆)...	00000010	Frame base register (FB)		0000 ₁₆
UART transmit/receive control register 2	(03B0 ₁₆)...	X0000000	Interrupt table register (INTB)		00000 ₁₆
DMA0 cause select register	(03B8 ₁₆)...	00 ₁₆	User stack pointer (USP)		0000 ₁₆
DMA1 cause select register	(03BA ₁₆)...	00 ₁₆	Interrupt stack pointer (ISP)		0000 ₁₆
A-D control register 2	(03D4 ₁₆)...	0000XXXX	Static base register (SB)		0000 ₁₆
A-D control register 0	(03D6 ₁₆)...	00000???	Flag register (FLG)		0000 ₁₆
A-D control register 1	(03D7 ₁₆)...	00 ₁₆			

x : Nothing is mapped to this bit
? : Undefined

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Note: When the VCC level is applied to the CNVSS pin, it is 02₁₆ at a reset.

Figure 2.3.4 Device's internal status after a reset is cleared

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4 Processor Mode

(1) Types of Processor Mode

Processor mode can be used at microprocessor mode.

- **Microprocessor mode**

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See “2.4.1 Bus Settings” for details.)

(2) Setting Microprocessor Mode

Microprocessor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Set the processor mode bits to “112”.

Regardless of the level of the CNVss pin, the processor mode bits can be changed by software. Therefore, never change the processor mode bits when changing the contents of other bits.

- **Applying Vcc to CNVss pin**

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 2.4.1 shows the processor mode register 0 and 1.

Figure 2.4.2 shows the memory maps applicable for microprocessor mode.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.4.1 Processor mode registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.4.2 Memory maps applicable for microprocessor mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4.1 Bus settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 2.4.1 shows the factors used to change the bus settings.

Table 2.4.1 Factors for switching bus settings

Bus setting	Switching factor
Switching external address bus width	Bit 6 of processor mode register 0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits 4 and 5 of processor mode register 0

(1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

(2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L".

(3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

• Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

• Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = "H"), the 8 bits from D0 to D7 are multiplexed with A0 to A7.

With a 16-bit data bus selected (BYTE pin = "L"), the 8 bits from D0 to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before using the multiplex bus for access, be sure to insert a software wait.

The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.4.2 Pin functions for processor mode

Processor mode	Microprocessor modes			
	"01"		"00"	
Multiplexed bus space select bit	CS2 is for multiplexed bus and others are for separate bus		(separate bus)	
Data bus width BYTE pin level	8 bits "H"	16 bits "L"	8 bits "H"	16 bits "L"
P00 to P07	Data bus	Data bus	Data bus	Data bus
P10 to P17	I/O port	Data bus	I/O port	Data bus
P20	Address bus /data bus (Note)	Address bus	Address bus	Address bus
P21 to P27	Address bus data bus (Note)	Address bus data bus (Note)	Address bus	Address bus
P30	Address bus	Address bus data bus (Note)	Address bus	Address bus
P31 to P37	Address bus	Address bus	Address bus	Address bus
P40 to P43 Port P40 to P43 function select bit = 1	I/O port	I/O port	I/O port	I/O port
P40 to P43 Port P40 to P43 function select bit = 0	Address bus	Address bus	Address bus	Address bus
P44 to P47	\overline{CS} (chip select) or programmable I/O port (For details, refer to "Bus control")			
P50 to P53	Outputs \overline{RD} , \overline{WRL} , \overline{WRH} , and \overline{BCLK} or \overline{RD} , \overline{BHE} , \overline{WR} , and \overline{BCLK} (For details, refer to "Bus control")			
P54	\overline{HLDA}	\overline{HLDA}	\overline{HLDA}	\overline{HLDA}
P55	\overline{HOLD}	\overline{HOLD}	\overline{HOLD}	\overline{HOLD}
P56	ALE	ALE	ALE	ALE
P57	\overline{RDY}	\overline{RDY}	\overline{RDY}	\overline{RDY}

Note : Address bus when in separate bus mode.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4.2 Bus Control

The following explains the signals required for accessing external devices and software waits.

(1) Address bus/data bus

The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D0 to D7 function as the data bus. When BYTE is "L", the 16 ports D0 to D15 function as the data bus.

(2) Chip select signal

The chip select signal is output using the same pins as P44, P46 and to P47. Bits 0, 2 and 3 of the chip select control register (address 0008₁₆) set each pin to function as a port or to output the chip select signal.

In microprocessor mode, only $\overline{CS0}$ outputs the chip select signal after the reset state has been cancelled. $\overline{CS2}, \overline{CS3}$ function as input ports. Figure 2.4.3 shows the chip select control register.

The chip select signal can be used to split the external area. Tables 2.4.3 show the external memory areas specified using the chip select signal.

Table 2.4.3 External areas specified by the chip select signals

Processor mode	Chip select signal		
	$\overline{CS0}$	$\overline{CS2}$	$\overline{CS3}$
Microprocessor mode	30000 ₁₆ to FFFFF ₁₆ (832K bytes)	08000 ₁₆ to 27FFF ₁₆ (128K bytes)	04000 ₁₆ to 07FFF ₁₆ (16K bytes)

Note : Address 28000₁₆ to 2FFFF₁₆ are reserved and cannot be used.




Figure 2.4.3 Chip select control register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Read/write signals

With a 16-bit data bus (BYTE pin = "L"), bit 2 of the processor mode register 0 (address 0004₁₆) select the combinations of \overline{RD} , \overline{BHE} , and \overline{WR} signals or \overline{RD} , \overline{WRL} , and \overline{WRH} signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals. (Set bit 2 of the processor mode register 0 (address 0004₁₆) to "0".) Tables 2.4.4 and 2.4.5 show the operation of these signals. After a reset has been cancelled, the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals is automatically selected. When switching to the \overline{RD} , \overline{WRL} , and \overline{WRH} combination, do not write to external memory until bit 2 of the processor mode register 0 (address 0004₁₆) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A₁₆) to "1".

Table 2.4.4 Operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals

Data bus width	\overline{RD}	\overline{WRL}	\overline{WRH}	Status of external data bus
16-bit (BYTE = "L")	L	H	H	Read data
	H	L	H	Write 1 byte of data to even address
	H	H	L	Write 1 byte of data to odd address
	H	L	L	Write data to both even and odd addresses

Table 2.4.5 Operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals

Data bus width	\overline{RD}	\overline{WR}	\overline{BHE}	A0	Status of external data bus
16-bit (BYTE = "L")	H	L	L	H	Write 1 byte of data to odd address
	L	H	L	H	Read 1 byte of data from odd address
	H	L	H	L	Write 1 byte of data to even address
	L	H	H	L	Read 1 byte of data from even address
	H	L	L	L	Write data to both even and odd addresses
	L	H	L	L	Read data from both even and odd addresses
8-bit (BYTE = "H")	H	L	Not used	H / L	Write 1 byte of data
	L	H	Not used	H / L	Read 1 byte of data

(4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.




Figure 2.4.4 ALE signal and address/data bus

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) The \overline{RDY} signal

\overline{RDY} is a signal that facilitates access to an external device that requires long access time. As shown in Figure 2.4.5, if an "L" is being input to the \overline{RDY} at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input to the \overline{RDY} pin at the BCLK falling edge, the bus cancels the wait state. Table 2.4.6 shows the state of the microcomputer with the bus in the wait state, and Figure 2.4.5 shows an example in which the \overline{RD} signal is prolonged by the \overline{RDY} signal.

The \overline{RDY} signal is valid when accessing the external area during the bus cycle in which bits 4, 6 and 7 of the chip select control register (address 000816) are set to "0". The \overline{RDY} signal is invalid when setting "1" to all bits 4, 6 and 7 of the chip select control register (address 000816), but the \overline{RDY} pin should be treated as properly as in non-using.

Table 2.4.6 Microcomputer status in ready state (Note)

Item	Status
Oscillation	On
$\overline{R/W}$ signal, address bus, data bus, \overline{CS} ALE signal, \overline{HLDA} , programmable I/O ports	Maintain status when \overline{RDY} signal received
Internal peripheral circuits	On

Note: The \overline{RDY} signal cannot be received immediately prior to a software wait.




Figure 2.4.5 Example of \overline{RD} signal extended by \overline{RDY} signal

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the HLDA pin as long as "L" is input to the HOLD pin. Table 2.4.7 shows the microcomputer status in the hold state.

Bus-using priorities are given to $\overline{\text{HOLD}}$, DMAC, and CPU in order of decreasing precedence.




Figure 2.4.6 Bus-using priorities

Table 2.4.7 Microcomputer status in hold state

Item	Status	
Oscillation	ON	
R/W signal, address bus, data bus, $\overline{\text{CS}}$, $\overline{\text{BHE}}$	Floating	
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating
	P6, P7, P8, P9, P10	Maintains status when hold signal is received
HLDA	Output "L"	
Internal peripheral circuits	ON (but watchdog timer stops)	
ALE signal	Undefined	

(7) External bus status when the internal area is accessed

Table 2.4.8 shows the external bus status when the internal area is accessed.

Table 2.4.8 External bus status when the internal area is accessed

Item	SFR accessed	Internal RAM accessed
Address bus	Address output	Maintain status before accessed address of external area
Data bus	When read	Floating
	When write	Output data
$\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{WRL}}$, $\overline{\text{WRH}}$	$\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{WRL}}$, $\overline{\text{WRH}}$ output	Output "H"
$\overline{\text{BHE}}$	$\overline{\text{BHE}}$ output	Maintain status before accessed status of external area
$\overline{\text{CS}}$	Output "H"	Output "H"
ALE	Output "L"	Output "L"

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(8) BCLK output

The user can choose the BCLK output by use of bit 7 of processor mode register 0 (0004₁₆) (Note). When set to “1”, the output floating.

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protectregister (address 000A₁₆) to “1”.

(9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 0005₁₆) (Note) and bits 4, 6 and 7 of the chip select control register (address 0008₁₆).

A software wait is inserted in the internal RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to “0”, each bus cycle is executed in one BCLK cycle. When set to “1”, each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to “0”. When set to “1”, a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4, 6 and 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics. However, when the user is using the $\overline{\text{RDY}}$ signal, the relevant bit in the chip select control register’s bits 4, 6 and 7 must be set to “0”.

When the wait bit of the processor mode register 1 is “0”, software waits can be set independently for each areas selected using the chip select signal. Bits 4, 6 and 7 of the chip select control register correspond to chip selects $\overline{\text{CS0}}$, $\overline{\text{CS2}}$, and $\overline{\text{CS3}}$. When one of these bits is set to “1”, the bus cycle is executed in one BCLK cycle. When set to “0”, the bus cycle is executed in two or three BCLK cycles. These bits default to “0” after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, insert a software wait if using the multiplex bus to access the external memory area.

Table 2.4.9 shows the software wait and bus cycles. Figure 2.4.7 shows example bus timing when using software waits.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A₁₆) to “1”.

Table 2.4.9 Software waits and bus cycles

Area	Bus status	Wait bit	Bits 4, 6 and 7 of chip select control register	Bus cycle
SFR	———	Invalid	Invalid	2 BCLK cycles
Internal RAM	———	0	Invalid	1 BCLK cycle
	———	1	Invalid	2 BCLK cycles
External memory area	Separate bus	0	1	1 BCLK cycle
	Separate bus	0	0	2 BCLK cycles
	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Note: When using the RDY signal, always set to “0”.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.4.7 Typical bus timings using software wait

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5 Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 2.5.1 Main clock and sub clock generating circuits

	Main clock generating circuit	Sub clock generating circuit
Use of clock	<ul style="list-style-type: none"> • CPU's operating clock source • Internal peripheral units' operating clock source 	<ul style="list-style-type: none"> • CPU's operating clock source • Timer A/B's count clock source
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be input	

2.5.1 Example of oscillator circuit

Figure 2.5.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 2.5.2 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 2.5.1 and 2.5.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 2.5.1 Examples of main clock




Figure 2.5.2 Examples of sub clock

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.2 Clock Control

Figure 2.5.3 shows the block diagram of the clock generating circuit.




Figure 2.5.3 Clock generating circuit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 0006₁₆). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 0007₁₆). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 0006₁₆), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 0006₁₆). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 0006₁₆). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 0004₁₆).

The main clock division select bit 0 (bit 6 at address 0006₁₆) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock(f1, f8, f32, f1SIO2, f8SIO2, f32SIO2, fAD)

The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 0006₁₆) to "1" and then executing a WAIT instruction.

(5) fc32

This clock is derived by dividing the sub-clock by 32. It is used for the timer A and timer B counts.


(6) fc

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Figure 2.5.4 shows the system clock control registers 0 and 1.



M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.3 Stop Mode

Writing "1" to the main clock and sub-clock stop control bit (bit 0 at address 000716) stops oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

The internal oscillator circuit of expansion function (OSD function/ data slice function/ data encode function/ humming function) stops oscillation when expansion register CK_VCO, XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

Because the oscillation, BCLK, f1 to f32, f1SIO2 to f32SIO2, fc, fc32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2) SI/O3,4 functions provided an external clock is selected. Table 2.5.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed. When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 2.5.2 Port status during stop mode

Pin	Microprocessor mode
Address bus, data bus, $\overline{CS0}$, $\overline{CS2}$, $\overline{CS3}$	Retains status before stop mode
\overline{RD} , \overline{WR} , \overline{BHE} , \overline{WRL} , \overline{WRH}	"H"
\overline{HLDA} , BCLK	"H"
ALE	"H"
Port	Retains status before stop mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.4 Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 2.5.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 2.5.3 Port status during wait mode

Pin	Microprocessor mode
Address bus, data bus, $\overline{CS0}$, $\overline{CS2}$, $\overline{CS3}$	Retains status before stop mode
\overline{RD} , \overline{WR} , \overline{BHE} , \overline{WRL} , \overline{WRH}	"H"
\overline{HLDA} , BCLK	"H"
ALE	"H"
Port	Retains status before stop mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.5 Status Transition Of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 2.5.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

(6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note :

Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1

CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	1	0	0	0	Invalid	Division by 2 mode
1	0	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	Invalid	No-division mode
Invalid	Invalid	1	Invalid	0	1	Low-speed mode
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.6 Power control

The following is a description of the three available power control modes:

Modes

Power control is available in three modes.

(a) Normal operation mode

- **High-speed mode**

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Medium-speed mode**

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Low-speed mode**

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

- **Low power consumption mode**

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

(b) Wait mode

The CPU operation is stopped. The oscillators do not stop.

(c) Stop mode

The main clock and the sub-clock oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 2.5.5 is the state transition diagram of the above modes.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.5.5 State transition diagram of Power control mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.6 Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 2.6.1 shows the protect register. The values in the processor mode register 0 (address 0004₁₆), processor mode register 1 (address 0005₁₆), system clock control register 0 (address 0006₁₆), system clock control register 1 (address 0007₁₆), port P9 direction register (address 03F3₁₆), SI/O3 control register (address 0362₁₆) and SI/O4 control register (address 0366₁₆) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.

If, after "1" (write-enabled) has been written to the port P9 direction register and SI/Oi control register (i=3,4) write-enable bit (bit 2 at address 000A₁₆), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A₁₆) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A₁₆) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 2.6.1 Protect register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7 Interrupt

2.7.1 Interrupt

Figure 2.7.1 lists the types of interrupts.




Figure 2.7.1 Classification of interrupts

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

- **Undefined instruction interrupt**

An undefined instruction interrupt occurs when executing the UND instruction.

- **Overflow interrupt**

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

- **BRK interrupt**

A BRK interrupt occurs when executing the BRK instruction.

- **INT interrupt**

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. It changes the U flag to "0" and selects the interrupt stack pointer (ISP), and then executes an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

• Reset

Reset occurs if an “L” is input to the $\overline{\text{RESET}}$ pin.

• NMI interrupt

An NMI interrupt occurs if an “L” is input to the $\overline{\text{NMI}}$ pin.

• DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

• Watchdog timer interrupt

Generated by the watchdog timer.

• Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to “1”, a single-step interrupt occurs after one instruction is executed.

• Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to “1”.

If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. For address match interrupt, see 2.7.10 Address match Interrupt.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

• Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

• DMA0 interrupt, DMA1 interrupt

These are interrupts that DMA generates.

• Key-input interrupt

A key-input interrupt occurs if an “L” is input to the $\overline{\text{KI}}$ pin.

• A-D conversion interrupt

This is an interrupt that the A-D converter generates.

• UART0, UART1, UART2/NACK, SI/O3 and SI/O4 transmission interrupt

These are interrupts that the serial I/O transmission generates.

• UART0, UART1, UART2/ACK, SI/O3 and SI/O4 reception interrupt

These are interrupts that the serial I/O reception generates.

• Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates

• Timer B0 interrupt through timer B5 interrupt

These are interrupts that timer B generates.

• $\overline{\text{INT0}}$ interrupt through $\overline{\text{INT5}}$ interrupt

An $\overline{\text{INT}}$ interrupt occurs if either a rising edge or a falling edge or a both edge is input to the $\overline{\text{INT}}$ pin.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.4 Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 2.7.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 2.7.2 Format for specifying interrupt vector addresses

- **Fixed vector tables**

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC₁₆ to FFFFF₁₆. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 2.7.1 Interrupts assigned to the fixed vector tables and addresses of vector tables

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks
Undefined instruction	FFFD ₁₆ to FFFD ₁₆	Interrupt on UND instruction
Overflow	FFFE ₀₁₆ to FFFE ₃₁₆	Interrupt on INTO instruction
BRK instruction	FFFE ₄₁₆ to FFFE ₇₁₆	If the vector contains FF ₁₆ , program execution starts from the address shown by the vector in the variable vector table
Address match	FFFE ₈₁₆ to FFFE _{B16}	There is an address-matching interrupt enable bit
Single step (Note)	FFFE _{C16} to FFFE _{F16}	Do not use
Watchdog timer	FFFF ₀₁₆ to FFFF ₃₁₆	
DBC (Note)	FFFF ₄₁₆ to FFFF ₇₁₆	Do not use
NMI	FFFF ₈₁₆ to FFFF _{B16}	External interrupt by input to NMI pin
Reset	FFFF _{C16} to FFFF _{F16}	

Note: Interrupts used for debugging purposes only.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

• Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 2.7.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 2.7.2 Interrupts assigned to the variable vector tables and addresses of vector tables

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked I flag
Software interrupt number 4	+16 to +19 (Note 1)	$\overline{\text{INT3}}$	
Software interrupt number 5	+20 to +23 (Note 1)	Timer B5	
Software interrupt number 6	+24 to +27 (Note 1)	Timer B4	
Software interrupt number 7	+28 to +31 (Note 1)	Timer B3	
Software interrupt number 8	+32 to +35 (Note 1)	SI/O4/ $\overline{\text{INT5}}$ (Note 2)	
Software interrupt number 9	+36 to +39 (Note 1)	SI/O3/ $\overline{\text{INT4}}$ (Note 2)	
Software interrupt number 10	+40 to +43 (Note 1)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 12	+48 to +51 (Note 1)	DMA1	
Software interrupt number 13	+52 to +55 (Note 1)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note 1)	A-D	
Software interrupt number 15	+60 to +63 (Note 1)	UART2 transmit/NACK (Note 3)	
Software interrupt number 16	+64 to +67 (Note 1)	UART2 receive/ACK (Note 3)	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 24	+96 to +99 (Note 1)	Timer A3	
Software interrupt number 25	+100 to +103 (Note 1)	Timer A4	
Software interrupt number 26	+104 to +107 (Note 1)	Timer B0	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	$\overline{\text{INT0}}$	
Software interrupt number 30	+120 to +123 (Note 1)	$\overline{\text{INT1}}$	
Software interrupt number 31	+124 to +127 (Note 1)	$\overline{\text{INT2}}$	
Software interrupt number 32 to Software interrupt number 63	+128 to +131 (Note 1) to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: It is selected by interrupt request cause bit (bit 6, 7 in address 035F16).

Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.5 Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 2.7.3 shows the memory map of the interrupt control registers.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.7.3 Interrupt control registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

(2) Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

(3) Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) = 1
- interrupt request bit = 1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 2.7.3 Settings of interrupt priority levels

Interrupt priority level select bit	Interrupt priority level	Priority order
b2 b1 b0 0 0 0	Level 0 (interrupt disabled)	—————
0 0 1	Level 1	Low ↓ High
0 1 0	Level 2	
0 1 1	Level 3	
1 0 0	Level 4	
1 0 1	Level 5	
1 1 0	Level 6	
1 1 1	Level 7	

Table 2.7.4 Interrupt levels enabled according to the contents of the IPL

IPL	Enabled interrupt priority levels
IPL ₂ IPL ₁ IPL ₀ 0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled

M306H1SFPSINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER**(4) Rewrite the interrupt control register**

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

```
INT_SWITCH1:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  NOP                    ; Four NOP instructions are required when using HOLD function.
  NOP
  FSET  I           ; Enable interrupts.
```

Example 2:

```
INT_SWITCH2:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  MOV.W MEM, R0     ; Dummy read.
  FSET  I           ; Enable interrupts.
```

Example 3:

```
INT_SWITCH3:
  PUSHC FLG        ; Push Flag register onto stack
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  POPC  FLG        ; Enable interrupts.
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.6 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (a) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 00000₁₆.
- (b) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (c) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to “0” (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (d) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (e) Saves the content of the program counter (PC) in the stack area.
- (f) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

(1) Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 2.7.4 shows the interrupt response time.




Figure 2.7.4 Interrupt response time

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 2.7.5

Table 2.7.5 Time required for executing the interrupt sequence

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Notes 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

Notes 2: Locate an interrupt vector address in an even address, if possible.




Figure 2.7.5 Time required for executing the interrupt sequence

(2) Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 2.7.6 is set in the IPL.

Table 2.7.6 Relationship between interrupts without interrupt priority levels and IPL

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer, $\overline{\text{NMI}}$	7
Reset	0
Other	Not changed

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 2.7.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 2.7.6 State of stack before and after acceptance of interrupt request

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: Stack pointer indicated by U flag.




Figure 2.7.7 Operation of saving registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

(5) Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 2.7.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 2.7.8 Hardware interrupts priorities

(6) Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 2.7.9 shows the circuit that judges the interrupt priority level.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.7.9 Maskable interrupts priorities (peripheral I/O interrupts)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.7 INT Interrupt

INT0 to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

Of interrupt control registers, 0048₁₆ is used both as serial I/O4 and external interrupt INT5 input control register, and 0049₁₆ is used both as serial I/O3 and as external interrupt INT4 input control register. Use the interrupt request cause select bits - bits 6 and 7 of the interrupt request cause select register (035F₁₆) - to specify which interrupt request cause to select. After having set an interrupt request cause, be sure to clear the corresponding interrupt request bit before enabling an interrupt. Either of the interrupt control registers - 0048₁₆, 0049₁₆ - has the polarity-switching bit. Be sure to set this bit to "0" to select an serial I/O as the interrupt request cause.

As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INT_i interrupt polarity switching bit of the interrupt request cause select register (035F₁₆). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Figure 2.7.10 shows the Interrupt request cause select register.




Figure 2.7.10 Interrupt request cause select register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.8 $\overline{\text{NMI}}$ Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$ pin changes from “H” to “L”. The $\overline{\text{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F0₁₆).

This pin cannot be used as a normal port input.

2.7.9 Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 2.7.11 shows the block diagram of the key input interrupt. Note that if an “L” level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.




Figure 2.7.11 Block diagram of key input interrupt

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.10 Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figure 2.7.12 shows the address match interrupt-related registers.




Figure 2.7.12 Address match interrupt-related registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.11 Precautions for Interrupts

(1) Reading address 00000₁₆

- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the certain interrupt written in address 00000₁₆ will then be set to "0". Reading address 00000₁₆ by software sets enabled highest priority interrupt source request bit to "0".
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 00000₁₆ by software.

(2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 0000₁₆. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the $\overline{\text{NMI}}$ interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the $\overline{\text{NMI}}$ interrupt is prohibited.

(3) The $\overline{\text{NMI}}$ interrupt

- As for the $\overline{\text{NMI}}$ interrupt pin, an interrupt cannot be disabled. Connect it to the Vcc pin via a resistor (pull-up) if unused. Be sure to work on it.
- The $\overline{\text{NMI}}$ pin also serves as P85, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the $\overline{\text{NMI}}$ interrupt is input.
- Do not reset the CPU with the input to the $\overline{\text{NMI}}$ pin being in the "L" state.
- Do not attempt to go into stop mode with the input to the $\overline{\text{NMI}}$ pin being in the "L" state. With the input to the $\overline{\text{NMI}}$ being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the $\overline{\text{NMI}}$ pin being in the "L" state. With the input to the $\overline{\text{NMI}}$ pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the $\overline{\text{NMI}}$ pin require an "L" level of 1 clock or more, from the operation clock of the CPU.

(4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins $\overline{\text{INT0}}$ through $\overline{\text{INT5}}$ regardless of the CPU operation clock.
- When the polarity of the $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 2.7.13 shows the procedure for changing the $\overline{\text{INT}}$ interrupt generate factor.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.7.13 Switching condition of INT interrupt request

(5) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

```

INT_SWITCH1:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  NOP                               ; Four NOP instructions are required when using HOLD function.
  NOP
  FSET  I           ; Enable interrupts.
    
```

Example 2:

```

INT_SWITCH2:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  MOV.W MEM, R0     ; Dummy read.
  FSET  I           ; Enable interrupts.
    
```

Example 3:

```

INT_SWITCH3:
  PUSHC FLG        ; Push Flag register onto stack
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  POPC  FLG        ; Enable interrupts.
    
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.8 Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the pre-scaler.

With XIN chosen for BCLK

$$\text{Watchdog timer period} = \frac{\text{pre-scaler dividing ratio (16 or 128)} \times \text{watchdog timer count (32768)}}{\text{BCLK}}$$

With XCIN chosen for BCLK

$$\text{Watchdog timer period} = \frac{\text{pre-scaler dividing ratio (2)} \times \text{watchdog timer count (32768)}}{\text{BCLK}}$$

For example, suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the pre-scaler, then the watchdog timer's period becomes approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the micro-computer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer-related registers.




Figure 2.8.1 Block diagram of watchdog timer

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.8.2 Watchdog timer control and start registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.9 DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.4 show the registers used by the DMAC.




Figure 2.9.1 Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

M306H1SFPSINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER**Table 2.9.1 DMAC specifications**

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	<ul style="list-style-type: none"> • From any address in the 1M bytes space to a fixed address • From a fixed address to any address in the 1M bytes space • From a fixed address to a fixed address (Note that DMA-related registers [0020 ₁₆ to 003F ₁₆] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of INT0 or INT1 (INT0 can be selected by DMA0, INT1 by DMA1) or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transfer and reception interrupt requests UART1 transfer and reception interrupt requests UART2 transfer and reception interrupt requests Serial I/O3, 4 interrupt requests A-D conversion interrupt requests Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and destination simultaneously)
Transfer mode	<ul style="list-style-type: none"> • Single transfer mode After the transfer counter underflows, the DMA enable bit turns to "0", and the DMAC turns inactive • Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. The DMAC remains active unless a "0" is written to the DMA enable bit.
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
Active	When the DMA enable bit is set to "1", the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs.
Inactive	<ul style="list-style-type: none"> • When the DMA enable bit is set to "0", the DMAC is inactive. • After the transfer counter underflows in single transfer mode
Forward address pointer and reload timing for transfer counter	At the time of starting data transfer immediately after turning the DMAC active, the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0".
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register set up as the forward register is the same as reading the value of the forward address pointer.

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.9.2 DMAC register (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.9.3 DMAC register (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.9.4 DMAC register (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses and, the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H"), the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

(c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 2.9.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 2.9.5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.9.5 Example of the transfer cycles for a source read

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

$$\text{No. of transfer cycles per transfer unit} = \text{No. of read cycles} \times j + \text{No. of write cycles} \times k$$

Table 2.9.2 No. of DMAC transfer cycles

Transfer unit	Bus width	Access address	Microprocessor mode	
			No. of read cycles	No. of write cycles
8-bit transfers (DMBIT= "1")	16-bit (BYTE= "L")	Even	1	1
		Odd	1	1
	8-bit (BYTE = "H")	Even	1	1
		Odd	1	1
16-bit transfers (DMBIT= "0")	16-bit (BYTE = "L")	Even	1	1
		Odd	2	2
	8-bit (BYTE = "H")	Even	2	2
		Odd	2	2

Coefficient j, k

Internal memory			External memory		
Internal RAM No wait	Internal RAM With wait	SFR area	Separate bus No wait	Separate bus With wait	Multiplex bus
1	2	2	1	2	3

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.9.1 DMA enable bit

Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of one of the source pointer and the destination pointer - the one specified for the forward direction - to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA enable bit.

2.9.2 DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.

DMA request factors include the following.

- * Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
- * External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMA_i factor selection register. The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before data transfer starts.

In addition, it can be set to "0" by use of a program, but cannot be set to "1".

There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request factor selection bit is changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

(1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "1" due to an internal factor is timed to be effected immediately before the transfer starts.

(2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INT_i pin (i depends on which DMAC channel is used).

Selecting the INT_i pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INT_i pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU.

An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.

Figure 2.9.6 An example of DMA transfer effected by external factors.




Figure 2.9.6 An example of DMA transfer effected by external factors

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10 Timer

There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently.

Figures 2.10.1 and 2.10.2 show the block diagram of timers.




Figure 2.10.1 Timer A block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.2 Timer B block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10.1 Timer A

Figure 2.10.3 shows the block diagram of timer A. Figures 2.10.4 to 2.10.6 show the timer A-related registers.

Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- One-shot timer mode: The timer stops counting when the count reaches "0000₁₆".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 2.10.3 Block diagram of timer A




Figure 2.10.4 Timer A-related registers (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.5 Timer A-related registers (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.6 Timer A-related registers (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.1) Figure 2.10.7 shows the timer Ai mode register in timer mode.

Table 2.10.1 Specifications of timer mode

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> • Down count • When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAiIN pin function	Programmable I/O port or gate input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> • When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter • When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)
Select function	<ul style="list-style-type: none"> • Gate function Counting can be started and stopped by the TAiIN pin's input signal • Pulse output function Each time the timer underflows, the TAiOUT pin's polarity is reversed




Figure 2.10.7 Timer Ai mode register in timer mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 2.10.2 lists timer specifications when counting a single-phase external signal. Figure 2.10.8 shows the timer Ai mode register in event counter mode.

Table 2.10.3 lists timer specifications when counting a two-phase external signal. Figure 2.10.9 shows the timer Ai mode register in event counter mode.

Table 2.10.2 Timer specifications in event counter mode (when not processing two-phase pulse signal)

Item	Specification
Count source	<ul style="list-style-type: none"> External signals input to TAIIn pin (effective edge can be selected by software) TB2 overflow, TAj overflow
Count operation	<ul style="list-style-type: none"> Up count or down count can be selected by external signal or software When the timer overflows or underflows, it reloads the reload register contents before continuing counting (Note)
Divide ratio	$1 / (FFFF_{16} - n + 1)$ for up count $1 / (n + 1)$ for down count n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer overflows or underflows
TAIIn pin function	Programmable I/O port or count source input
TAIOUt pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)
Select function	<ul style="list-style-type: none"> Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it Pulse output function Each time the timer overflows or underflows, the TAIOut pin's polarity is reversed

Note: This does not apply when the free-run function is selected.






Figure 2.10.8 Timer Ai mode register in event counter mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.10.3 Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)

Item	Specification
Count source	• Two-phase pulse signals input to TAIIN or TAIOUT pin
Count operation	• Up count or down count can be selected by two-phase pulse signal • When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note)
Divide ratio	1/ (FFFF ₁₆ - n + 1) for up count 1/ (n + 1) for down count n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	Timer overflows or underflows
TAiIN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register
Write to timer	• When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter • When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.)
Select function	<ul style="list-style-type: none"> • Normal processing operation The timer counts up rising edges or counts down falling edges on the TAIIN pin when input signal on the TAIOUT pin is "H"  <p style="text-align: center;">(i=2,3) Up count Up count Up count Down count Down count Down count</p> <ul style="list-style-type: none"> • Multiply-by-4 processing operation If the phase relationship is such that the TAIIN pin goes "H" when the input signal on the TAIOUT pin is "H", the timer counts up rising and falling edges on the TAIOUT and TAIIN pins. If the phase relationship is such that the TAIIN pin goes "L" when the input signal on the TAIOUT pin is "H", the timer counts down rising and falling edges on the TAIOUT and TAIIN pins.  <p style="text-align: center;">(i=3,4) Count up all edges Count down all edges Count up all edges Count down all edges</p>

Note: This does not apply when the free-run function is selected.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.9 Timer Ai mode register in event counter mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 2.10.4) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10.10 shows the timer Ai mode register in one-shot timer mode.

Table 2.10.4 Timer specifications in one-shot timer mode

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> The timer counts down When the count reaches 0000₁₆, the timer stops counting after reloading a new count If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : Set value
Count start condition	<ul style="list-style-type: none"> An external trigger is input The timer overflows The one-shot start flag is set (= 1)
Count stop condition	<ul style="list-style-type: none"> A new count is reloaded after the count has reached 0000₁₆ The count start flag is reset (= 0)
Interrupt request generation timing	The count reaches 0000 ₁₆
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)




Figure 2.10.10 Timer Ai mode register in one-shot timer mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 2.10.5) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator.

Figure 2.10.11 shows the timer Ai mode register in pulse width modulation mode. Figure 2.10.12 shows the example of how a 16-bit pulse width modulator operates. Figure 2.10.13 shows the example of how an 8-bit pulse width modulator operates.

Table 2.10.5 Timer specifications in pulse width modulation mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator) The timer reloads a new count at a rising edge of PWM pulse and continues counting The timer is not affected by a trigger that occurs when counting
16-bit PWM	<ul style="list-style-type: none"> High level width n / f_i n : Set value Cycle time $(2^{16}-1) / f_i$ fixed
8-bit PWM	<ul style="list-style-type: none"> High level width $n \times (m+1) / f_i$ n : values set to timer Ai register's high-order address Cycle time $(2^8-1) \times (m+1) / f_i$ m : values set to timer Ai register's low-order address
Count start condition	<ul style="list-style-type: none"> External trigger is input The timer overflows The count start flag is set (= 1)
Count stop condition	<ul style="list-style-type: none"> The count start flag is reset (= 0)
Interrupt request generation timing	PWM pulse goes "L"
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)




Figure 2.10.11 Timer Ai mode register in pulse width modulation mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.12 Example of how a 16-bit pulse width modulator operates




Figure 2.10.13 Example of how an 8-bit pulse width modulator operates

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10.2 Timer B

Figure 2.10.14 shows the block diagram of timer B. Figures 2.10.15 and 2.10.16 show the timer B-related registers.

Use the timer Bi mode register (i = 0 to 2) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 2.10.14 Block diagram of timer B




Figure 2.10.15 Timer B-related registers (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.16 Timer B-related registers (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.6) Figure 2.10.17 shows the timer Bi mode register in timer mode.

Table 2.10.6 Timer specifications in timer mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	<ul style="list-style-type: none"> Counts down When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBiIN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)




Figure 2.10.17 Timer Bi mode register in timer mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 2.10.7)
Figure 2.10.18 shows the timer Bi mode register in event counter mode.

Table 2.10.7 Timer specifications in event counter mode

Item	Specification
Count source	<ul style="list-style-type: none"> External signals input to TBIIN pin Effective edge of count source can be a rising edge, a falling edge, or falling and rising edges as selected by software
Count operation	<ul style="list-style-type: none"> Counts down When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TBIIN pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)




Figure 2.10.18 Timer Bi mode register in event counter mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 2.10.8) Figure 2.10.19 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 2.10.20 shows the operation timing when measuring a pulse period. Figure 2.10.21 shows the operation timing when measuring a pulse width.

Table 2.10.8 Timer specifications in pulse period/pulse width measurement mode

Item	Specification
Count source	f1, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> • Up count • Counter value "0000₁₆" is transferred to reload register at measurement pulse's effective edge and the timer continues counting
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	<ul style="list-style-type: none"> • When measurement pulse's effective edge is input (Note 1) • When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to "1". The timer Bi overflow flag changes to "0" when the count start flag is "1" and a value is written to the timer Bi mode register.)
TBiIN pin function	Measurement pulse input
Read from timer	When timer Bi register is read, it indicates the reload register's content (measurement result) (Note 2)
Write to timer	Cannot be written to

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.

Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.




Figure 2.10.19 Timer Bi mode register in pulse period/pulse width measurement mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.20 Operation timing when measuring a pulse period




Figure 2.10.21 Operation timing when measuring a pulse width

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11 Serial I/O

Serial I/O is configured as five channels: UART0, UART1, UART2, S I/O3 and S I/O4.

2.11.1 UART0 to 2

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 2.11.1 shows the block diagram of UART0, UART1 and UART2. Figures 2.11.2 and 2.11.3 show the block diagram of the transmit/receive unit.

UART_i (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A0₁₆, 03A8₁₆ and 0378₁₆) determine whether UART_i is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions.

UART0 through UART2 are almost equal in their functions with minor exceptions. UART2, in particular, is compliant with the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 2.11.1 shows the comparison of functions of UART0 through UART2, and Figures 2.11.4 to 2.11.8 show the registers related to UART_i.

Note: SIM : Subscriber Identity Module

Table 2.11.1 Comparison of functions of UART0 through UART2

Function	UART0	UART1	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Possible (Note 1)	Impossible
Serial data logic switch	Impossible	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Impossible	Possible
TxD, RxD port output format	CMOS output	CMOS output	N-channel open-drain output
Parity error signal output	Impossible	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Impossible	Possible

Note 1: Only when clock synchronous serial I/O mode.

Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.1 Block diagram of UARTi (i = 0 to 2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.2 Block diagram of UART_i (i = 0, 1) transmit/receive unit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.3 Block diagram of UART2 transmit/receive unit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.4 UARTi I/O-related registers (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.5 UARTi I/O-related registers (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.6 UARTi I/O-related registers (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.7 UARTi I/O-related registers (4)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.8 UARTi I/O-related registers (5)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

UART2 special mode register 2 (I²C bus exclusive register)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol U2SMR2	Address 0376 ₁₆	When reset 00 ₁₆
Bit symbol	Bit name	Function	R	W						
IICM2	I ² C mode selection bit 2	Refer to Table 2.11.11	○	○						
CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	○	○						
SWC	SCL wait output bit	0 : Disabled 1 : Enabled	○	○						
ALS	SDA output stop bit	0 : Disabled 1 : Enabled	○	○						
STAC	UART2 initialization bit	0 : Disabled 1 : Enabled	○	○						
SWC2	SCL wait output bit 2	0: UART2 clock 1: 0 output	○	○						
SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	○	○						
SHTC	Start/stop condition control bit	Set this bit to "1" in I ² C mode (refer to Table 2.11.12)	○	○						

UART2 special mode register 3 (I²C bus exclusive register)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol U2SMR3	Address 0375 ₁₆	When reset Indeterminate (initializing value is "00 ₁₆ " at SDDS = "1")
Bit symbol	Bit name	Function (I ² C bus exclusive)	R	W						
Nothing is assigned. In an attempt to write to this bit, write "0". The value, if read, turns out to be "0". "0" is read out when SDDS = 1.			—	—						
DL0	SDA digital delay value setting bit	b7 b6 b5 0 0 0 : Analog delay	○	○						
DL1		0 0 1 : 2 cycle of 1/f (Xin)(Digital delay)								
DL2		0 1 0 : 3 cycle of 1/f (Xin)(Digital delay)								
		0 1 1 : 4 cycle of 1/f (Xin)(Digital delay)	○	○						
		1 0 0 : 5 cycle of 1/f (Xin)(Digital delay)	○	○						
		1 0 1 : 6 cycle of 1/f (Xin)(Digital delay)								
		1 1 0 : 7 cycle of 1/f (Xin)(Digital delay)	○	○						
		1 1 1 : 8 cycle of 1/f (Xin)(Digital delay)								

- Notes 1: Reading and writing is possible when bit7 (SDDS = SDA digital delay selection bit) of UART2 special mode register (U2SMR/address 0377₁₆) is "1". When set SDDS = "1" and read out initialized value of UART2 special mode register 3(U2SMR3), this value is "00₁₆". When set SDDS = "1" and write to UART2 special mode register 3(U2SMR3), set "0" to bit 0 to bit 4. When SDDS = "0", writing is enable. When read out, this value is indeterminate.
- 2: When SDDS = "0", this bit is initialized and become "000", selected analog delay circuit. This bit is become "000" after end reset released, and selected analog delay circuit. Reading out is possible when only SDDS = "1". when SDDS = "0", value which was read out is indeterminate.
- 3: Delaying ; Only analog delay value when analog delay is selected, and only digital delay value when digital delay is selected.
- 4: Delay level depends on SCL pin and SDA pin. And, when use external clock, delay is increase around 100ns. So test first, and use this.

Figure 2.11.9 UARTi-related registers (6)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.2 Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 2.11.2 and 2.11.3 list the specifications of the clock synchronous serial I/O mode. Figur 2.11.10 shows the UARTi transmit/receive mode register.

Table 2.11.2 Specifications of clock synchronous serial I/O mode (1)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> When internal clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "0") : $f_i / 2(n+1)$ (Note 1) $f_i = f_1, f_8, f_{32}$ When external clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "1") : Input from CLKi pin
Transmission/reception control	<ul style="list-style-type: none"> CTS function/$\overline{\text{RTS}}$ function/$\overline{\text{CTS}}$, $\overline{\text{RTS}}$ function chosen to be invalid
Transmission start condition	<ul style="list-style-type: none"> To start transmission, the following requirements must be met: <ul style="list-style-type: none"> Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" When CTS function selected, $\overline{\text{CTS}}$ input level = "L" Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0": CLKi input level = "H" CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "1": CLKi input level = "L"
Reception start condition	<ul style="list-style-type: none"> To start reception, the following requirements must be met: <ul style="list-style-type: none"> Receive enable bit (bit 2 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0": CLKi input level = "H" CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "1": CLKi input level = "L"
Interrupt request generation timing	<ul style="list-style-type: none"> When transmitting <ul style="list-style-type: none"> Transmit interrupt cause select bit (bits 0, 1 at address 03B0₁₆, bit 4 at address 037D₁₆) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed Transmit interrupt cause select bit (bits 0, 1 at address 03B0₁₆, bit 4 at address 037D₁₆) = "1": Interrupts requested when data transmission from UARTi transfer register is completed When receiving <ul style="list-style-type: none"> Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed
Error detection	<ul style="list-style-type: none"> Overrun error (Note 2) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out

Note 1: "n" denotes the value 00₁₆ to FF₁₆ that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.3 Specifications of clock synchronous serial I/O mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"> • CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected • LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected • Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register • Transfer clock output from multiple pins selection (UART1) (Note) UART1 transfer clock can be chosen by software to be output from one of the two pins set • Switching serial data logic (UART2) Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected. • TxD, RxD I/O polarity reverse (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.10 UARTi transmit/receive mode register in clock synchronous serial I/O mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)


Table 2.11.4 Input/output pin functions in clock synchronous serial I/O mode

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
$\overline{\text{CTS}}/\overline{\text{RTS}}_i$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

• Example of transmit timing (when internal clock is selected)



• Example of receive timing (when external clock is selected)




Figure 2.11.11 Typical transmit/receive timings in clock synchronous serial I/O mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Polarity select function

As shown in Figure 2.11.12 the CLK polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) allows selection of the polarity of the transfer clock.




Figure 2.11.12 Polarity of transfer clock

(2) LSB first/MSB first select function

As shown in Figure 2.11.13, when the transfer format select bit (bit 7 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 2.11.13 Transfer format

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 2.11.14) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ function cannot be used.




Figure 2.11.14 The transfer clock output from the multiple pins function usage

(4) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(5) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D16) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 2.11.15 shows the example of serial data logic switch timing.




Figure 1.11.15 Serial data logic switch timing

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.3 Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 and 2.11.6 list the specifications of the UART mode. Figure 2.11.16 shows the UARTi transmit/receive mode register.

Table 2.11.5 Specifications of UART Mode (1)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> • Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected • Start bit: 1 bit • Parity bit: Odd, even, or nothing as selected • Stop bit: 1 bit or 2 bits as selected
Transfer clock	<ul style="list-style-type: none"> • When internal clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "0") : $f_i/16(n+1)$ (Note 1) $f_i = f_1, f_8, f_{32}$ • When external clock is selected (bit 3 at addresses 03A0₁₆ and 03A8₁₆ = "1") : $f_{EXT}/16(n+1)$ (Note 1) (Note 2) (Do not set external clock for UART2)
Transmission/reception control	<ul style="list-style-type: none"> • CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	<ul style="list-style-type: none"> • To start transmission, the following requirements must be met: <ul style="list-style-type: none"> - Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" - Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" - When \overline{CTS} function selected, \overline{CTS} input level = "L"
Reception start condition	<ul style="list-style-type: none"> • To start reception, the following requirements must be met: <ul style="list-style-type: none"> - Receive enable bit (bit 2 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" - Start bit detection
Interrupt request generation timing	<ul style="list-style-type: none"> • When transmitting <ul style="list-style-type: none"> - Transmit interrupt cause select bits (bits 0,1 at address 03B0₁₆, bit4 at address 037D₁₆) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed - Transmit interrupt cause select bits (bits 0, 1 at address 03B0₁₆, bit4 at address 037D₁₆) = "1": Interrupts requested when data transmission from UARTi transfer register is completed • When receiving <ul style="list-style-type: none"> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed
Error detection	<ul style="list-style-type: none"> • Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out • Framing error This error occurs when the number of stop bits set is not detected • Parity error This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set • Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note 1: 'n' denotes the value 00₁₆ to FF₁₆ that is set to the UARTi bit rate generator.

Note 2: f_{EXT} is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.6 Specifications of UART Mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"> • Sleep mode selection (UART0, UART1) This mode is used to transfer data to and from one of multiple slave micro-computers • Serial data logic switch (UART2) This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. • TxD, RxD I/O polarity switch (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.16 UARTi transmit/receive mode register in UART mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)


Table 2.11.7 Input/output pin functions in UART mode

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1" Port P61, P65 direction register (bits 1 and 5 at address 03EE16) = "0" (Do not set external clock for UART2)
$\overline{\text{CTS}}/\overline{\text{RTS}}$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

• Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)



Shown in () are bit symbols.


The above timing applies to the following settings :

- Parity is enabled.
- One stop bit.
- CTS function is selected.
- Transmit interrupt cause select bit = "1".

$$T_c = 16(n + 1) / f_i \text{ or } 16(n + 1) / f_{EXT}$$

f_i : frequency of BRGi count source (f_1, f_8, f_{32})
 f_{EXT} : frequency of BRGi count source (external clock)
 n : value set to BRGi

• Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)



Shown in () are bit symbols.

The above timing applies to the following settings :

- Parity is disabled.
- Two stop bits.
- CTS function is disabled.
- Transmit interrupt cause select bit = "0".

$$T_c = 16(n + 1) / f_i \text{ or } 16(n + 1) / f_{EXT}$$

f_i : frequency of BRGi count source (f_1, f_8, f_{32})
 f_{EXT} : frequency of BRGi count source (external clock)
 n : value set to BRGi

Figure 2.11.17 Typical transmit timings in UART mode(UART0,UART1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.18 Typical transmit timings in UART mode(UART2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.19 Typical receive timing in UART mode

(1) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

(2) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 2.11.20 shows the example of timing for switching serial data logic.




Figure 2.11.20 Timing for switching serial data logic

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

(4) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 2.11.21 shows the example of detection timing of a buss collision (in UART mode).




Figure 2.11.21 Detection timing of a bus collision (in UART mode)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.4 Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 2.11.8 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).

Table 2.11.8 Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> • Transfer data 8-bit UART mode (bit 2 through bit 0 of address 0378₁₆ = "1012") • One stop bit (bit 4 of address 0378₁₆ = "0") • With the direct format chosen <ul style="list-style-type: none"> Set parity to "even" (bit 5 and bit 6 of address 0378₁₆ = "1" and "1" respectively) Set data logic to "direct" (bit 6 of address 037D₁₆ = "0"). Set transfer format to LSB (bit 7 of address 037C₁₆ = "0"). • With the inverse format chosen <ul style="list-style-type: none"> Set parity to "odd" (bit 5 and bit 6 of address 0378₁₆ = "0" and "1" respectively) Set data logic to "inverse" (bit 6 of address 037D₁₆ = "1") Set transfer format to MSB (bit 7 of address 037C₁₆ = "1")
Transfer clock	<ul style="list-style-type: none"> • With the internal clock chosen (bit 3 of address 0378₁₆ = "0") : $f_i / 16 (n + 1)$ (Note 1) : $f_i = f_1, f_8, f_{32}$ (Do not set external clock)
Transmission / reception control	<ul style="list-style-type: none"> • Disable the CTS and RTS function (bit 4 of address 037C₁₆ = "1")
Other settings	<ul style="list-style-type: none"> • The sleep mode select function is not available for UART2 • Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D₁₆ = "1")
Transmission start condition	<ul style="list-style-type: none"> • To start transmission, the following requirements must be met: <ul style="list-style-type: none"> - Transmit enable bit (bit 0 of address 037D₁₆) = "1" - Transmit buffer empty flag (bit 1 of address 037D₁₆) = "0"
Reception start condition	<ul style="list-style-type: none"> • To start reception, the following requirements must be met: <ul style="list-style-type: none"> - Reception enable bit (bit 2 of address 037D₁₆) = "1" - Detection of a start bit
Interrupt request generation timing	<ul style="list-style-type: none"> • When transmitting <ul style="list-style-type: none"> When data transmission from the UART2 transfer register is completed (bit 4 of address 037D₁₆ = "1") • When receiving <ul style="list-style-type: none"> When data transfer from the UART2 receive register to the UART2 receive buffer register is completed
Error detection	<ul style="list-style-type: none"> • Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2) • Framing error (see the specifications of clock-asynchronous serial I/O) • Parity error (see the specifications of clock-asynchronous serial I/O) <ul style="list-style-type: none"> - On the reception side, an "L" level is output from the TxD₂ pin by use of the parity error signal output function (bit 7 of address 037D₁₆ = "1") when a parity error is detected - On the transmission side, a parity error is detected by the level of input to the RxD₂ pin when a transmission interrupt occurs • The error sum flag (see the specifications of clock-asynchronous serial I/O)

Note 1: 'n' denotes the value 00₁₆ to FF₁₆ that is set to the UART_i bit rate generator.

Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UART_i receive interrupt request bit is not set to "1".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.22 Typical transmit/receive timing in UART mode (compliant with the SIM interface)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 2.11.23 shows the output timing of the parity error signal.




Figure 2.11.23 Output timing of the parity error signal

(2) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 2.11.24 shows the SIM interface format.




Figure 2.11.24 SIM interface format

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Figure 2.11.25 shows the example of connecting the SIM interface. Connect TXD2 and RXD2 and apply pull-up.




Figure 2.11.25 Connecting the SIM interface

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.5 UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways.

Figure 2.11.26 shows the UART2 special mode register.

In the first place, the control bits related to the I²C bus(simplified I²C bus) interface are explained.

Bit 0 of the UART special mode register (037716) is used as the I²C mode selection bit.

Setting "1" in the I²C mode select bit (bit 0) goes the circuit to achieve the I²C bus interface effective.

Since this function uses clock-synchronous serial I/O mode, set this bit to "0" in UART mode.




Figure 2.11.26 UART2 special mode register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.27 Functional block diagram for I²C mode

Table 2.11.9 Features in I²C mode

	Function	Normal mode	I ² C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5	P70 at the time when UART2 is in use	TxD2 (output)	SDA (input/output) (Note 3)
6	P71 at the time when UART2 is in use	RxD2 (input)	SCL (input/output)
7	P72 at the time when UART2 is in use	CLK2	P72
8	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	UART2 reception	Acknowledgment detection (ACK)
9	Noise filter width	15ns	50ns
10	Reading P71	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
11	Initial value of UART2 output	H level (when 0 is assigned to the CLK polarity select bit)	The value set in latch P70 when the port is selected

Note 1: Make the settings given below when I²C mode is in use.

Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register.

Disable the RTS/CTS function. Choose the MSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.
2. Switch from a factor to another.
3. Reset the interrupt request flag of the corresponding number.
4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Figure 2.11.27 shows the functional block diagram for I²C mode. Setting "1" in the I²C mode selection bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock input-output terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". Can select analog delay or digital delay by SDA digital delay selection bit (7 bit of address 037716). When select digital delay, can select delay to 2 cycle to 8 cycle of f1 by UART2 special mode register 3 (address 037516). Functions changed by I²C mode selection bit 2 is shown in below.

Table 2.11.10 Delay circuit selection condition

	Register value			Contents
	IICM	SDDS	DL	
Digital delay selection	1	1	001 1 111	When select digital delay, analog delay is not added. Only digital delay.
Analog delay selection	1	1	000	When select DL="000", analog delay is chosen regardless of the value of SDDS.
		0	(000)	When SDDS="0", DL is initialized and DL="000".
No delay	0	0	(000)	Delay circuit is not selected when IICM="0". But, must set SDDS="0" when IICM="0".

An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the UART2 special mode register) is set to "1" by the start condition detection, and set to "0" by the stop condition detection.

The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock. Also, assigning 1101(UART2 reception) to the DMA1 request factor select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.

Bit 1 of the UART2 special mode register (037716) is used as the arbitration loss detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (037F16), and "1" is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock.

If update the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to "1" goes the P71 data register to "0" in synchronization with the SCL terminal level going to "L".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Some other functions added are explained here. Figure 2.11.28 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.




Figure 2.11.28 Some other functions added

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.6 UART2 Special Mode Register 2

UART2 special mode register 2 (address 0376₁₆) is used to further control UART2 in I²C mode. Figure 2.11.29 shows the UART2 special mode register 2.




Figure 2.11.29 UART2 special mode register 2

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I²C mode selection bit 2. Table 2.11.11 shows the types of control to be changed by I²C mode selection bit 2 when the I²C mode selection bit is set to "1". Table 2.11.12 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I²C mode.

Table 2.11.11 Functions changed by I²C mode selection bit 2


	Function	IICM2 = 0	IICM2 = 1
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
3	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
4	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock
5	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock

Table 2.11.12 Timing characteristics of detecting the start condition and the stop condition(Note1)

3 to 6 cycles < duration for setting-up (Note2)
3 to 6 cycles < duration for holding (Note2)

Note 1 : When the start/stop condition count bit is "1" .

Note 2 : "cycles" is in terms of the input oscillation frequency f(XIN) of the main clock.



M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.30 Functional block diagram for I²C mode

Functions available in I²C mode are shown in Figure 2.11.30—a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 0376₁₆) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the instant when the arbitration loss detection flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 0367₁₆) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (0376₁₆) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Bit 4 of the UART2 special mode register 2 (address 0376₁₆) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows.

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn't change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function doesn't change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock. Bit 5 of the UART2 special mode register 2 (0376₁₆) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output.

Bit 6 of the UART2 special mode register 2 (0376₁₆) is used as the SDA output enable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detection flag is turned on.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.7 S I/O3, 4

S I/O3 and S I/O4 are exclusive clock-synchronous serial I/Os.

Figure 2.11.31 shows the S I/O3, 4 block diagram, and Figure 2.11.32 shows the S I/O3, 4 control register. Table 2.11.13 shows the specifications of S I/O3, 4.




Figure 2.11.31 S I/O3, 4 block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.32 S I/O3, 4 related register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.13 Specifications of S I/O3, 4

Item	Specifications
Transfer data format	<ul style="list-style-type: none"> • Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> • With the internal clock selected (bit 6 of 0362₁₆, 0366₁₆ = "1"): f_{1/2}(n_i+1), f_{8/2}(n_i+1), f_{32/2}(n_i+1) (Note 1) • With the external clock selected (bit 6 of 0362₁₆, 0366₁₆ = 0): Input from the CLK_i terminal (Note 2)
Conditions for transmission/reception start	<ul style="list-style-type: none"> • To start transmit/reception, the following requirements must be met: <ul style="list-style-type: none"> - Select the synchronous clock (use bit 6 of 0362₁₆, 0366₁₆). Select a frequency dividing ratio if the internal clock has been selected (use bits 0 and 1 of 0362₁₆, 0366₁₆). - SOUT_i initial value set bit (use bit 7 of 0362₁₆, 0366₁₆) = 1. - S I/O_i port select bit (bit 3 of 0362₁₆, 0366₁₆) = 1. - Select the transfer direction (use bit 5 of 0362₁₆, 0366₁₆) - Write transfer data to SI/O_i transmit/receive register (0360₁₆, 0364₁₆) • To use S I/O_i interrupts, the following requirements must be met: <ul style="list-style-type: none"> - Clear the SI/O_i interrupt request bit before writing transfer data to the SI/O_i transmit/receive register (bit 3 of 0049₁₆, 0048₁₆) = 0.
Interrupt request generation timing	<ul style="list-style-type: none"> • Rising edge of the last transfer clock. (Note 3)
Select function	<ul style="list-style-type: none"> • LSB first or MSB first selection Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be selected. • Function for setting an SOUT_i initial value selection When using an external clock for the transfer clock, the user can choose the SOUT_i pin output level during a non-transfer time. For details on how to set, see Figure 2.11.33.
Precaution	<ul style="list-style-type: none"> • Unlike UART0–2, SI/O_i (i = 3, 4) is not divided for transfer register and buffer. Therefore, do not write the next transfer data to the SI/O_i transmit/receive register (addresses 0360₁₆, 0364₁₆) during a transfer. When the internal clock is selected for the transfer clock, SOUT_i holds the last data for a 1/2 transfer clock period after it finished transferring and then goes to a high-impedance state. However, if the transfer data is written to the SI/O_i transmit/receive register (addresses 0360₁₆, 0364₁₆) during this time, SOUT_i is placed in the high-impedance state immediately upon writing and the data hold time is thereby reduced.

Note 1: n is a value from 00₁₆ through FF₁₆ set in the S I/O_i transfer rate register (i = 3, 4).

Note 2: With the external clock selected:

- Before data can be written to the SI/O_i transmit/receive register (addresses 0360₁₆, 0364₁₆), the CLK_i pin input must be in the low state. Also, before rewriting the SI/O_i Control Register (addresses 0362₁₆, 0366₁₆)'s bit 7 (SOUT_i initial value set bit), make sure the CLK_i pin input is held low.
- The S I/O_i circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops.

Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the "H" state.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Functions for setting an Sout_i initial value

When using an external clock for the transfer clock, the SOUT_i pin output level during a non-transfer time can be set to the high or the low state. Figure 2.11.33 shows the timing chart for setting an SOUT_i initial value and how to set it.




Figure 2.11.33 Timing chart for setting SOUT_i's initial value and how to set it

(2) S I/Oi operation timing

Figure 2.11.34 shows the S I/Oi operation timing




Figure 22.11.34 S I/Oi operation timing chart

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.12 A-D Converter

The A-D converter consists of one 8-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins.

Table 2.12.1 shows the performance of the A-D converter. Figure 2.12.1 shows the block diagram of the A-D converter, and Figures 2.12.2 and 2.12.3 show the A-D converter-related registers.

Table 2.12.1 Performance of A-D converter

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVCC (VCC)
Operating clock ϕ_{AD} (Note 2)	$f_{AD}/\text{divide-by-2}$ of $f_{AD}/\text{divide-by-4}$ of f_{AD} , $f_{AD}=f(XIN)$
Resolution	8-bit
Absolute precision	<ul style="list-style-type: none"> • Without sample and hold function $\pm 3\text{LSB}$ • With sample and hold function $\pm 2\text{LSB}$
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1
Analog input pins	8pins (AN0 to AN7) + 2pins (ANEX0 and ANEX1)
A-D conversion start condition	<ul style="list-style-type: none"> • Software trigger A-D conversion starts when the A-D conversion start flag changes to "1" • External trigger (can be retriggered) A-D conversion starts when the A-D conversion start flag is "1" and the ADTRG/P97 input changes from "H" to "L"
Conversion speed per pin	<ul style="list-style-type: none"> • Without sample and hold function 49 ϕ_{AD} cycles • With sample and hold function 28 ϕ_{AD} cycles

Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the ϕ_{AD} frequency to 250kHz min.

With the sample and hold function, set the ϕ_{AD} frequency to 1MHz min.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.12.1 Block diagram of A-D converter

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.12.2 A-D converter-related registers (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.12.3 A-D converter-related registers (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 2.12.2 shows the specifications of one-shot mode. Figure 2.12.4 shows the A-D control register in one-shot mode.

Table 2.12.2 One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	<ul style="list-style-type: none"> End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected) Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.4 A-D conversion register in one-shot mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 2.12.3 shows the specifications of repeat mode. Figure 2.12.5 shows the A-D control register in repeat mode.

Table 2.12.3 Repeat mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.5 A-D conversion register in repeat mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 2.12.4 shows the specifications of single sweep mode. Figure 2.12.6 shows the A-D control register in single sweep mode.

Table 2.12.4 Single sweep mode specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition	Writing "1" to A-D converter start flag
Stop condition	<ul style="list-style-type: none"> End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected) Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.6 A-D conversion register in single sweep mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 2.12.5 shows the specifications of repeat sweep mode 0. Figure 2.12.7 shows the A-D control register in repeat sweep mode 0.

Table 2.12.5 Repeat sweep mode 0 specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN ₀ and AN ₁ (2 pins), AN ₀ to AN ₃ (4 pins), AN ₀ to AN ₅ (6 pins), or AN ₀ to AN ₇ (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 2.12.7 A-D conversion register in repeat sweep mode 0

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 2.12.6 shows the specifications of repeat sweep mode 1. Figure 2.12.8 shows the A-D control register in repeat sweep mode 1.

Table 2.12.6 Repeat sweep mode 1 specifications

Item	Specification
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example : AN ₀ selected AN ₀ → AN ₁ → AN ₀ → AN ₂ → AN ₀ → AN ₃ , etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN ₀ (1 pin), AN ₀ and AN ₁ (2 pins), AN ₀ to AN ₂ (3 pins), AN ₀ to AN ₃ (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 2.12.8 A-D conversion register in repeat sweep mode 1

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 fAD cycle is achieved. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

(b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

(c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "1", input via AN0 to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 2.12.9 is an example of how to connect the pins in external operation amp mode.




Figure 2.12.9 Example of external op-amp connection mode

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.13 D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

$$V = V_{REF} \times n / 256 \quad (n = 0 \text{ to } 255)$$

V_{REF} : reference voltage

Table 2.13.1 lists the performance of the D-A converter. Figure 2.13.1 shows the block diagram of the D-A converter. Figure 2.13.2 shows the D-A control register. Figure 2.13.3 shows the D-A converter equivalent circuit.

Table 2.13.1 Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels




Figure 2.13.1 Block diagram of D-A converter

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.13.2 D-A control register




Figure 2.13.3 D-A converter equivalent circuit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.14 CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 2.14.1 shows the block diagram of the CRC circuit. Figure 2.14.2 shows the CRC-related registers. Figure 2.14.3 shows the calculation example using the CRC calculation circuit




Figure 2.14.1 Block diagram of CRC circuit




Figure 2.14.2 CRC-related registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.14.3 Calculation example using the CRC calculation circuit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15 Expansion Function

2.15.1 Expansion function description

Expansion function consists of OSD display function, data slicer function, data encoder function and humming decoder function. Each function is controlled by expansion memories.

(1) OSD function

Character is consisted of 12 X 10 dots, can display 40 (horizontal) X 25 (vertical) on the fixed line. And also, can be written over with built-in composite RAM.

M306H0SFP can be reduced external circuit by built-in SYNC-SEP (synchronous separate) and synchronous correction circuit. And it also can reduce error of character display at superimpose.

Table 2.15.1 OSD function outline

Screen composition	40 characters X 25 lines Fixed line display (at scrolling 40 characters X 24 lines)
Number of characters displayed	1000 (Max.)
Character composition	12 X 10 dot matrix (horizontal direction : 12 dots, vertical direction : 10 dots)
Characters available	Font RAM : 256 characters Composite RAM(SYRAM) : 15 characters
Character sizes available	Horizontal : one time, two times Vertical : one time, two times setting by every line
Display locations available	Horizontal direction : 486 locations Vertical direction : 235 locations
Blinking	Character units Cycle : approximately 1 second, or approximately 0.5 seconds (per screen) Duty 25%, 50% or 75% (per screen)
Coloring	Character coloring : 8 colors choices per character Character Background coloring : 8 colors choices per character Background coloring : 8 colors choices per screen
Blanking	Character blanking Matrix-outline Halftone blanking Can be set by every line
Superimpose	Can be displayed (PAL/SECAM)(monotone display)
Synchronous signal	Composite synchronous signal generate (only PAL) Composite video signal generate (only PAL)
Scrolling	The top and bottom smooth scroll of the soft control
General-purpose output ports	Combined port output : 9 (switching to R,G,B,GRAY,BLNK,CSYN,SLICEON, EDO1, EDO2 output)
Synchronous correction circuit	Built-in
Synchronous separation circuit	Built-in

(2) Data slicer function

Corresponds to TELETEXT, VPS, and VBI data

(3) Data encoder function

Encode VBI data

(4) Humming decoder function

8/4 humming and 24/18 humming

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.1 Block diagram of expansion function




Figure 2.15.2 Block diagram of video generator

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.2 Expansion memory

Expansion function memory is divided by 6 patterns ; display RAM, Font RAM, SYRAM, Slice RAM, VBIRAM and expansion register. (Humming decoder operates by the register placed on SFR). Data writing and read out to these RAM and the expansion register are carried out 16 bit unit by the data setting register (addresses 0202₁₆ to 0218₁₆) placed on SFR.

Contents of each memory and data setting register are shown in Table 2.15.2.

Table 2.15.2 Expansion memory composition

Expansion memory	Contents	Data setting register
Display RAM	1 screen (40 characters X 25 lines) display character setting. RAM font (character code), character color, character background color, blinking, SYRAM font (character code) and SYRAM character color are specified by 1 character unit.	Display RAM address control register (0202 ₁₆) Display RAM data control register (0204 ₁₆)
Font RAM	255 character fonts setting.	Font RAM address control register (0206 ₁₆) Font RAM data control register (0208 ₁₆)
SYRAM	15 composite character fonts setting.	SYRAM address control register (020A ₁₆) SYRAM data control register (020C ₁₆)
Slice RAM	Store slice data.	Slice RAM address control register (020E ₁₆) Slice RAM data control register (0210 ₁₆)
VBIRAM	VBI encode data setting.	VBIRAM address control register (0212 ₁₆) VBIRAM data control register (0214 ₁₆)
Expansion register	This register controls OSD display, data slicer and VBI encoder.	OSD register address control register (0216 ₁₆) OSD register data control register (0218 ₁₆)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.3 Display RAM

Set 1 screen (40 characters X 25 lines) display character.

1 character display character setting is consists is 2 addresses (even address 16 bits + odd address 8 bits), set characters available, character color, blinking, character background color, SYRAM available and SYRAM color. Display RAM composition is shown in Table 2.15.3.

Table 2.15.3 Display RAM composition

Address (CA10 to CA0)	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	Remarks
000 ₁₆	0	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 0th character of the 0th line.
001 ₁₆	0	Character background			Blinking	Character color			Font RAM character code				SYRAM character code(Note)		SYRAM character code(Note)		
002 ₁₆	0	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the first character of the 0th line.
003 ₁₆	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	
004 ₁₆	0	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the second character of the 0th line.
005 ₁₆	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	
006 ₁₆	⋮																Character setting of the third character of the 0th line. ⋮ Character setting of the 37th character of the 24th line.
7CB ₁₆																	
7CC ₁₆	0	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 38th character of the 24th line.
7CD ₁₆	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	
7CE ₁₆	0	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 39th character of the 24th line.
7CF ₁₆	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	

Note: SYRAM setting bit is G1 character setting bit when set 001₁₆ to font RAM character code.
(Refer to Teletext G1 character display for detail)

Set accessing address (CA10 to CA0) (shown in Table 2.15.3) to display RAM address control register (address 0202₁₆), and write data (CD15 to CD0) from display RAM data control register (address 0204₁₆). After data accessing fixed, display RAM address control register increments address automatically. Then, writing next address data is possible.

Display RAM bit composition is shown in Figure 2.15.3, Display RAM access registers are shown in Figure 2.15.4, Display RAM data access block diagram is shown in Figure 2.15.5, and Address map is shown in Figure 2.15.6 and Figure 2.15.7.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Display RAM bit composition

Even address	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
	—	BB	BG	BR	BLINK	CB	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0
Odd address	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
	0	0	0	0	0	0	0	0	SB	SG	SR	—	SYC3	SYC2	SYC1	SYC0

Bit	Bit name	Function
C0	Font RAM bit	Set font RAM character code. Character code 00 ₁₆ is corresponded to teletext G1 character. (Refer to "Teletext G1 character display".)
C1		
C2		
C3		
C4		
C5		
C6		
C7		
CR	Character color bit	Set color code of font RAM character color (Note 2)
CG		
CB		
BLINK	Blinking bit	0 : Do not blink 1 : Blink
BR	Character background color bit	Set color code of font RAM character background color (Note 2)
BG		
BB		
—	—	Must always be set to "0".
SYC0	SYRAM bit	Set SYRAM character code which composes to font RAM setting by C0 to C7. When it is not composed, set character code F ₁₆ . These bit are teletext G1 character setting bit when C7 to C0 is 00 ₁₆ setting.
SYC1		
SYC2		
SYC3		
—	—	Must always be set to "0".
SR	SYRAM color bit	Set color code of SYRAM color (Note 2). These bit are teletext G1 character setting bit when C7 to C0 is 00 ₁₆ setting.
SG		
SB		

Notes 1. The contents of display RAM is indefinite at reset.
2. Color code setting

Color code			Color setting
B	G	R	
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Color code (R, G, B) is corresponded to character color bit (CR, CG, CB), Character background color bit (BR, BG, BB) and SYRAM color bit (SR, SG, SB).

Refer to expansion register composition (Address 0A₁₆) for color setting at expansion register GRYON = "1".

Figure 2.15.3 Display RAM bit composition

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.4 Display RAM access registers




Figure 2.15.5 Display RAM access block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Character 39

Line 0	000	002	004	006	008	00A	00C	00E	010	012	014	016	018	01A	01C	01E	020	022	024	026	028	02A	02C	02E	030	032	034	036	038	03A	03C	03E	040	042	044	046	048	04A	04C	04E
Line 1	050	052	054	056	058	05A	05C	05E	060	062	064	066	068	06A	06C	06E	070	072	074	076	078	07A	07C	07E	080	082	084	086	088	08A	08C	08E	090	092	094	096	098	09A	09C	09E
Line 2	0A0	0A2	0A4	0A6	0A8	0AA	0AC	0AE	0B0	0B2	0B4	0B6	0B8	0BA	0BC	0BE	0C0	0C2	0C4	0C6	0C8	0CA	0CC	0CE	0D0	0D2	0D4	0D6	0D8	0DA	0DC	0DE	0E0	0E2	0E4	0E6	0E8	0EA	0EC	0EE
Line 3	0F0	0F2	0F4	0F6	0F8	0FA	0FC	0FE	100	102	104	106	108	10A	10C	10E	110	112	114	116	118	11A	11C	11E	120	122	124	126	128	12A	12C	12E	130	132	134	136	138	13A	13C	13E
Line 4	140	142	144	146	148	14A	14C	14E	150	152	154	156	158	15A	15C	15E	160	162	164	166	168	16A	16C	16E	170	172	174	176	178	17A	17C	17E	180	182	184	186	188	18A	18C	18E
Line 5	190	192	194	196	198	19A	19C	19E	1A0	1A2	1A4	1A6	1A8	1AA	1AC	1AE	1B0	1B2	1B4	1B6	1B8	1BA	1BC	1BE	1C0	1C2	1C4	1C6	1C8	1CA	1CC	1CE	1D0	1D2	1D4	1D6	1D8	1DA	1DC	1DE
Line 6	1E0	1E2	1E4	1E6	1E8	1EA	1EC	1EE	1F0	1F2	1F4	1F6	1F8	1FA	1FC	1FE	200	202	204	206	208	20A	20C	20E	210	212	214	216	218	21A	21C	21E	220	222	224	226	228	22A	22C	22E
Line 7	230	232	234	236	238	23A	23C	23E	240	242	244	246	248	24A	24C	24E	250	252	254	256	258	25A	25C	25E	260	262	264	266	268	26A	26C	26E	270	272	274	276	278	27A	27C	27E
Line 8	280	282	284	286	288	28A	28C	28E	290	292	294	296	298	29A	29C	29E	2A0	2A2	2A4	2A6	2A8	2AA	2AC	2AE	2B0	2B2	2B4	2B6	2B8	2BA	2BC	2BE	2C0	2C2	2C4	2C6	2C8	2CA	2CC	2CE
Line 9	2D0	2D2	2D4	2D6	2D8	2DA	2DC	2DE	2E0	2E2	2E4	2E6	2E8	2EA	2EC	2EE	2F0	2F2	2F4	2F6	2F8	2FA	2FC	2FE	300	302	304	306	308	30A	30C	30E	310	312	314	316	318	31A	31C	31E
Line 10	320	322	324	326	328	32A	32C	32E	330	332	334	336	338	33A	33C	33E	340	342	344	346	348	34A	34C	34E	350	352	354	356	358	35A	35C	35E	360	362	364	366	368	36A	36C	36E
Line 11	370	372	374	376	378	37A	37C	37E	380	382	384	386	388	38A	38C	38E	390	392	394	396	398	39A	39C	39E	3A0	3A2	3A4	3A6	3A8	3AA	3AC	3AE	3B0	3B2	3B4	3B6	3B8	3BA	3BC	3BE
Line 12	3C0	3C2	3C4	3C6	3C8	3CA	3CC	3CE	3D0	3D2	3D4	3D6	3D8	3DA	3DC	3DE	3E0	3E2	3E4	3E6	3E8	3EA	3EC	3EE	3F0	3F2	3F4	3F6	3F8	3FA	3FC	3FE	400	402	404	406	408	40A	40C	40E
Line 13	410	412	414	416	418	41A	41C	41E	420	422	424	426	428	42A	42C	42E	430	432	434	436	438	43A	43C	43E	440	442	444	446	448	44A	44C	44E	450	452	454	456	458	45A	45C	45E
Line 14	460	462	464	466	468	46A	46C	46E	470	472	474	476	478	47A	47C	47E	480	482	484	486	488	48A	48C	48E	490	492	494	496	498	49A	49C	49E	4A0	4A2	4A4	4A6	4A8	4AA	4AC	4AE
Line 15	4B0	4B2	4B4	4B6	4B8	4BA	4BC	4BE	4C0	4C2	4C4	4C6	4C8	4CA	4CC	4CE	4D0	4D2	4D4	4D6	4D8	4DA	4DC	4DE	4E0	4E2	4E4	4E6	4E8	4EA	4EC	4EE	4F0	4F2	4F4	4F6	4F8	4FA	4FC	4FE
Line 16	500	502	504	506	508	50A	50C	50E	510	512	514	516	518	51A	51C	51E	520	522	524	526	528	52A	52C	52E	530	532	534	536	538	53A	53C	53E	540	542	544	546	548	54A	54C	54E
	501	503	505	507	509	50B	50D	50F	511	513	515	517	519	51B	51D	51F	521	523	525	527	529	52B	52D	52F	531	533	535	537	539	53B	53D	53F	541	543	545	547	549	54B	54D	54F

Character 0

Notes 1. The hexadecimal numbers in the boxes show the display RAM address.
2. A character is set in 2 addresses (even address (upper stage in the figure 1) 16 bit + odd number address (lower step in the figure 1) 8 bits).

Figure 2.15.6 Address map 1 (continued)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Character 39

Line 17	550	552	554	556	558	560	562	564	566	568	56A	56C	56E	570	572	574	576	578	57A	57C	57E	580	582	584	586	588	58A	58C	58E	590	592	594	596	598	59A	59C	59E			
Line 18	5A0	5A2	5A4	5A6	5A8	5AA	5AC	5AE	5B0	5B2	5B4	5B6	5B8	5BA	5BC	5BE	5C0	5C2	5C4	5C6	5C8	5CA	5CC	5CE	5D0	5D2	5D4	5D6	5D8	5DA	5DC	5DE	5E0	5E2	5E4	5E6	5E8	5EA	5EC	5EE
Line 19	5F0	5F2	5F4	5F6	5F8	5FA	5FC	5FE	600	602	604	606	608	60A	60C	60E	610	612	614	616	618	61A	61C	61E	620	622	624	626	628	62A	62C	62E	630	632	634	636	638	63A	63C	63E
Line 20	640	642	644	646	648	64A	64C	64E	650	652	654	656	658	65A	65C	65E	660	662	664	666	668	66A	66C	66E	670	672	674	676	678	67A	67C	67E	680	682	684	686	688	68A	68C	68E
Line 21	690	692	694	696	698	69A	69C	69E	6A0	6A2	6A4	6A6	6A8	6AA	6AC	6AE	6B0	6B2	6B4	6B6	6B8	6BA	6BC	6BE	6C0	6C2	6C4	6C6	6C8	6CA	6CC	6CE	6D0	6D2	6D4	6D6	6D8	6DA	6DC	6DE
Line 22	6E0	6E2	6E4	6E6	6E8	6EA	6EC	6EE	6F0	6F2	6F4	6F6	6F8	6FA	6FC	6FE	700	702	704	706	708	70A	70C	70E	710	712	714	716	718	71A	71C	71E	720	722	724	726	728	72A	72C	72E
Line 23	730	732	734	736	738	73A	73C	73E	740	742	744	746	748	74A	74C	74E	750	752	754	756	758	75A	75C	75E	760	762	764	766	768	76A	76C	76E	770	772	774	776	778	77A	77C	77E
Line 24	780	782	784	786	788	78A	78C	78E	790	792	794	796	798	79A	79C	79E	7A0	7A2	7A4	7A6	7A8	7AA	7AC	7AE	7B0	7B2	7B4	7B6	7B8	7BA	7BC	7BE	7C0	7C2	7C4	7C6	7C8	7CA	7CC	7CE
	781	783	785	787	789	78B	78D	78F	791	793	795	797	799	79B	79D	79F	7A1	7A3	7A5	7A7	7A9	7AB	7AD	7AF	7B1	7B3	7B5	7B7	7B9	7BB	7BD	7BF	7C1	7C3	7C5	7C7	7C9	7CB	7CD	7CF

Character 0

Notes 1. The hexadecimal numbers in the boxes show the display RAM address.

2. A character is set in 2 addresses (even address (upper stage in the figure 1) 16 bit + odd number address (lower step in the figure 1) 8 bits).

Figure 2.15.7 Address map 2

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Teletext G1 character display

Can display teletext G1 character by setting character code 00₁₆ to font RAM bit (C7 to C0) of display RAM. SYRAM setting is invalid when set 00₁₆ to font RAM bit (C7 to C0), set G1 character by G1 character bit (G0 to G5) and G1 character form bit(G6). At the time, set 0 to all addresses of font RAM code 00₁₆ (font RAM addresses 000₁₆ to 009₁₆).

Display RAM composition at G1 character display is shown in Figure 2.15.8.




Figure 2.15.8 Display RAM bit composition(at G1 character displaying)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

G1 character composition

Set G1 character by display RAM G1 character bit (G0 to G5) and G1 character form bit(G6). G1 character composition is shown in Figure 2.15.9. G1 character is divided to 6 blocks (refer to Figure 2.15.9), and set character by G0 to G5 in each block. Also, G1 character form is set by G6.
Can display 64 patterns G1 character by using G0 to G5. G1 character composition is shown in Figure 2.15.10.




Figure 2.15.9 G1 character composition

	Example1:G0,G1,G5=1,G2,G3,G4=0	Example2:G3,G4=1,G0,G1,G2,G5=0
G6=0 (Contiguous form)		
G6=1 (Separated form)		

Figure 2.15.10 G1 character setting

Set 0 to G0 to G5 when use font RAM code 0016 as normal character.
However, SYRAM can not be displayed.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.4 Font RAM

Character font composited horizontal direction 12 dots X vertical direction 10 dots is set to font RAM code 00₁₆ to FF₁₆ (255 available, 7F₁₆:blank code).

1 character setting is 10 address composite (12-bit X 10 addresses).

Setting character is displayed by specifying font RAM code to font RAM bit of display RAM. Font RAM code 00₁₆ is corresponds to Teletext G1 character. Then, font RAM code 7F₁₆ is fixed by blank, character font setting to this code is disable. Font RAM composition is shown in Table 2.15.4.

Table 2.15.4 Font RAM composition

Font RAM addresses (FA ₁₁ to FA ₀)	FD ₁₁	FD ₁₀	FD ₉	FD ₈	FD ₇	FD ₆	FD ₅	FD ₄	FD ₃	FD ₂	FD ₁	FD ₀	Remarks
00 ₁₆	F0B	F0A	F09	F08	F07	F06	F05	F04	F03	F02	F01	F00	Font RAM code (00 ₁₆)
001 ₁₆	F1B	F1A	F19	F18	F17	F16	F15	F14	F13	F12	F11	F10	
002 ₁₆	F2B	F2A	F29	F28	F27	F26	F25	F24	F23	F22	F21	F20	
003 ₁₆	F3B	F3A	F39	F38	F37	F36	F35	F34	F33	F32	F31	F30	
004 ₁₆	F4B	F4A	F49	F48	F47	F46	F45	F44	F43	F42	F41	F40	
005 ₁₆	F5B	F5A	F59	F58	F57	F56	F55	F54	F53	F52	F51	F50	
006 ₁₆	F6B	F6A	F69	F68	F67	F66	F65	F64	F63	F62	F61	F60	
007 ₁₆	F7B	F7A	F79	F78	F77	F76	F75	F74	F73	F72	F71	F70	
008 ₁₆	F8B	F8A	F89	F88	F87	F86	F85	F84	F83	F82	F81	F80	
009 ₁₆	F9B	F9A	F99	F98	F97	F96	F95	F94	F93	F92	F91	F90	
00A ₁₆ ⋮ 00F ₁₆	Unused area												
010 ₁₆ ⋮ 019 ₁₆	F0B ⋮ F9B	F0A ⋮ F9A	F09 ⋮ F99	F08 ⋮ F98	F07 ⋮ F97	F06 ⋮ F96	F05 ⋮ F95	F04 ⋮ F94	F03 ⋮ F93	F02 ⋮ F92	F01 ⋮ F91	F00 ⋮ F90	Font RAM code (01 ₁₆)
020 ₁₆ ⋮ FD9 ₁₆	⋮												Font RAM code (02 ₁₆) ⋮ Font RAM code (FD ₁₆)
FE0 ₁₆ ⋮ FE9 ₁₆	F0B ⋮ F9B	F0A ⋮ F9A	F09 ⋮ F99	F08 ⋮ F98	F07 ⋮ F97	F06 ⋮ F96	F05 ⋮ F95	F04 ⋮ F94	F03 ⋮ F93	F02 ⋮ F92	F01 ⋮ F91	F00 ⋮ F90	Font RAM code (FE ₁₆)
FF0 ₁₆ ⋮ FF9 ₁₆	F9B ⋮ F9B	F0A ⋮ F9A	F09 ⋮ F99	F08 ⋮ F98	F07 ⋮ F97	F06 ⋮ F96	F05 ⋮ F95	F04 ⋮ F94	F03 ⋮ F93	F02 ⋮ F92	F01 ⋮ F91	F00 ⋮ F90	Font RAM code (FF ₁₆)

For accessing to font RAM data, set accessing address (FA₁₁ to FA₀) (shown in Table 2.15.4) to font RAM address control register (0206₁₆). Then write data (FD₁₁ to FD₀) by font RAM data control register (0208₁₆). After data accessing fixed, font RAM address control register increments address automatically. Then, next address data writing is possible. Do not access to unused area (addresses xA₁₆ to xF₁₆) of each Font RAM codes. But, when write data in succession, jump unused area and increments address automatically. (ex. increment automatically from address 009₁₆ to 010₁₆).

Font composition is shown in Figure 2.15.11, Setting example is shown in Figure 2.15.12, Font RAM access registers are shown in Figure 2.15.13 and Font RAM access block diagram is shown in Figure 2.15.14.




Figure 2.15.11 Font composition

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.12 Setting example of font RAM




Figure 2.15.13 Font RAM access registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.14 Font RAM access block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.5 SYRAM

Character font composite horizontal direction 12 dots X vertical direction 10 dots is set to SYRAM code 0₁₆ to E₁₆ (15 available).

Setting composite character is composed to font RAM by specifying SYRAM code to SYRAM bit of display RAM. Then, SYRAM code F₁₆ is fixed by blank, character font setting to this code is disable.

Use F₁₆ when SYRAM is not composed to character.

SYRAM composite is shown in Table 2.15.5.

Table 2.15.5 SYRAM composition

Font RAM addresses (FA ₁₀ to FA ₀)	YD ₁₂	YD ₁₁	YD ₁₀	YD ₉	YD ₈	YD ₇	YD ₆	YD ₅	YD ₄	YD ₃	YD ₂	YD ₁	YD ₀	Remarks
00 ₁₆	SYEX ₀	SY0 _B	SY0 _A	SY0 ₉	SY0 ₈	SY0 ₇	SY0 ₆	SY0 ₅	SY0 ₄	SY0 ₃	SY0 ₂	SY0 ₁	SY0 ₀	SYRAM code (0 ₁₆)
01 ₁₆	SYEX ₁	SY1 _B	SY1 _A	SY1 ₉	SY1 ₈	SY1 ₇	SY1 ₆	SY1 ₅	SY1 ₄	SY1 ₃	SY1 ₂	SY1 ₁	SY1 ₀	
02 ₁₆	SYEX ₂	SY2 _B	SY2 _A	SY2 ₉	SY2 ₈	SY2 ₇	SY2 ₆	SY2 ₅	SY2 ₄	SY2 ₃	SY2 ₂	SY2 ₁	SY2 ₀	
03 ₁₆	SYEX ₃	SY3 _B	SY3 _A	SY3 ₉	SY3 ₈	SY3 ₇	SY3 ₆	SY3 ₅	SY3 ₄	SY3 ₃	SY3 ₂	SY3 ₁	SY3 ₀	
04 ₁₆	SYEX ₄	SY4 _B	SY4 _A	SY4 ₉	SY4 ₈	SY4 ₇	SY4 ₆	SY4 ₅	SY4 ₄	SY4 ₃	SY4 ₂	SY4 ₁	SY4 ₀	
05 ₁₆	SYEX ₅	SY5 _B	SY5 _A	SY5 ₉	SY5 ₈	SY5 ₇	SY5 ₆	SY5 ₅	SY5 ₄	SY5 ₃	SY5 ₂	SY5 ₁	SY5 ₀	
06 ₁₆	SYEX ₆	SY6 _B	SY6 _A	SY6 ₉	SY6 ₈	SY6 ₇	SY6 ₆	SY6 ₅	SY6 ₄	SY6 ₃	SY6 ₂	SY6 ₁	SY6 ₀	
07 ₁₆	SYEX ₇	SY7 _B	SY7 _A	SY7 ₉	SY7 ₈	SY7 ₇	SY7 ₆	SY7 ₅	SY7 ₄	SY7 ₃	SY7 ₂	SY7 ₁	SY7 ₀	
08 ₁₆	SYEX ₈	SY8 _B	SY8 _A	SY8 ₉	SY8 ₈	SY8 ₇	SY8 ₆	SY8 ₅	SY8 ₄	SY8 ₃	SY8 ₂	SY8 ₁	SY8 ₀	
09 ₁₆	SYEX ₉	SY9 _B	SY9 _A	SY9 ₉	SY9 ₈	SY9 ₇	SY9 ₆	SY9 ₅	SY9 ₄	SY9 ₃	SY9 ₂	SY9 ₁	SY9 ₀	
0A ₁₆	Unused area													
⋮														
0F ₁₆														
10 ₁₆	SYEX ₀	SY0 _B	SY0 _A	SY0 ₉	SY0 ₈	SY0 ₇	SY0 ₆	SY0 ₅	SY0 ₄	SY0 ₃	SY0 ₂	SY0 ₁	SY0 ₀	SYRAM code (1 ₁₆)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
19 ₁₆	SYEX ₉	SY9 _B	SY9 _A	SY9 ₉	SY9 ₈	SY9 ₇	SY9 ₆	SY9 ₅	SY9 ₄	SY9 ₃	SY9 ₂	SY9 ₁	SY9 ₀	
20 ₁₆	⋮												SYRAM code (2 ₁₆) ⋮ SYRAM code (C ₁₆)	
⋮														
C9 ₁₆														
D0 ₁₆	SYEX ₀	SY0 _B	SY0 _A	SY0 ₉	SY0 ₈	SY0 ₇	SY0 ₆	SY0 ₅	SY0 ₄	SY0 ₃	SY0 ₂	SY0 ₁	SY0 ₀	SYRAM code (D ₁₆)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
D9 ₁₆	SYEX ₉	SY9 _B	SY9 _A	SY9 ₉	SY9 ₈	SY9 ₇	SY9 ₆	SY9 ₅	SY9 ₄	SY9 ₃	SY9 ₂	SY9 ₁	SY9 ₀	
E0 ₁₆	SYEX ₀	SY9 _B	SY0 _A	SY0 ₉	SY0 ₈	SY0 ₇	SY0 ₆	SY0 ₅	SY0 ₄	SY0 ₃	SY0 ₂	SY0 ₁	SY0 ₀	SYRAM code (E ₁₆)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
E9 ₁₆	SYEX ₉	SY9 _B	SY9 _A	SY9 ₉	SY9 ₈	SY9 ₇	SY9 ₆	SY9 ₅	SY9 ₄	SY9 ₃	SY9 ₂	SY9 ₁	SY9 ₀	

For accessing to SYRAM data, set accessing address (YA₇ to YA₀) (shown in Table 2.15.5) to SYRAM address control register (020A₁₆). Then write data (YD₁₂ to YD₀) by SYRAM data control register (020C₁₆). When end the accessing, SYRAM address control register increments address automatically. Then, next address data writing is possible. Do not access to unused area (addresses xA₁₆ to xF₁₆) of each SYRAM codes. But, when write data in succession, jump unused area and increments address automatically. (ex. increment automatically from address 09₁₆ to 10₁₆).

Setting example is shown in Figure 2.15.15, SYRAM access registers are shown in Figure 2.15.16 and SYRAM access block diagram is shown in Figure 2.15.17.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.15 Setting example of SYRAM




Figure 2.15.16 SYRAM access registers

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.17 SYRAM access block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Compositing font RAM and SYRAM

Can composite characters in font RAM with SYRAM.

The compositing method is determined by the SYEXx color expansion bit and the HIDE register (address 0D16).

For dot lines where SYEXx = 0, the SYRAM color is set by the display RAM's SR, SG, and SB irrespective of the HIDE register's content.

If the HIDE register's content is 0, the SYRAM color for dot lines where SYEXx = 1 is set by the registers LINER, LINEG, and LINEB (address 0816).

If the HIDE register's content is 1, the font RAM part of the dot lines where SYEXx = 1 is overwritten in HIDE mode with colors set by the registers LINER, LINEG, and LINEB irrespective of the font RAM's content and color. The color of the SYRAM part is set by the display RAM's SR, SG, and SB as in the case of dot lines where SYEXx = 0.

Figure 2.15.18 shows an example for each instance of compositing.




Figure 2.15.18 Compositing example

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.6 Slice RAM

Store 18-line slice data. There are 3 types of Slice data : PDC, VPS and VBI. All data are stored to addresses which corresponds to slicing line (ex. 22 line' data is stored to addresses 200₁₆ to 217₁₆). 24 addresses (SR00x to SR17x) are prepared for 1 line, slice data is stored in order from LSB side. Then, slice datas and field information are stored to the top address of each line.

Slice RAM composite is shown in Table 2.15.6.

Table 2.15.6 Slice RAM composition

Slice RAM addresses (SA9 to SA0)	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	Remarks	
000 ₁₆	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	6th line or 318th line slice data	
001 ₁₆	SR01F	SR01E	SR01D	SR01C	SR01B	SR01A	SR019	SR018	SR017	SR016	SR015	SR014	SR013	SR012	SR011	SR010		
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
016 ₁₆	SR16F	SR16E	SR16D	SR16C	SR16B	SR16A	SR169	SR168	SR167	SR166	SR165	SR164	SR163	SR162	SR161	SR160		
017 ₁₆	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170		
018 ₁₆	Unused area																	
⋮																		
01F ₁₆																		
020 ₁₆	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	7th line or 319 th line slice data	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
037 ₁₆	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170		
040 ₁₆	⋮																8th line to 21th line or 320th line to 333 line slice data	
⋮																		
1F7 ₁₆																		
200 ₁₆	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	22th line or 334th line slice data	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
217 ₁₆	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170		
220 ₁₆	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	23th line or 335th line slice data	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		
237 ₁₆	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170		

For accessing to slice RAM data, set accessing address (SA9 to SA0) (shown in Table 2.15.6) to slice RAM address control register (address 020E₁₆). Then read out data from slice RAM data control register (address 0210₁₆). When end the data reading, slice RAM address control register increments address automatically. Then, next address data reading is possible. Do not access to unused area of each character codes. Must set address to each line because unused area has no address' automatically increment.

Slice RAM bit composition is shown in Figure 2.15.19, Slice RAM access registers are shown in Figure 2.15.20 and Slice RAM access block diagram is shown in Figure 2.15.21.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


The each head address of the address is corresponded to slicing line has stored next slice information.

	SR00F to SR004	SR003	SR002	SR001	SR000
PDC	0	field * (Note)	0	0	1
VPS	0	field * (Note)	0	1	0
VBI	0	field * (Note)	1	0	0
Other	0	0	0	0	0

Note : * the first field : 1
the second field : 0

(1) PDC

In case of the PDC data, 16 bits (2 data) are stored for the 1 address from the LSB side.




(2) VPS

In case of the VPS data, 8 bits (a data) are stored for an address from the LSB side.

Low-order 8 bits stores the slice data. And, high-order 8 bits become warning bit, when the send data is not recognized as bi-phase type.

The case of bi-phase data = "1,0" or "0,1" (the bi-phase type) becomes "0" for this warning bit, and it becomes "1" in bi-phase data = "0,0" or "1,1" (it is not the bi-phase type). (For example, bi-phase data of SR011 is "0,0" or "1,1", "1" is set to SR019.)



(3) VBI




Figure 2.15.19 Slice RAM bit composition

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.20 Slice RAM access registers




Figure 2.15.21 Slice RAM access block diagram

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.7 VBIRAM

Set 18-line VBI encode data. 5 addresses (8-bit X 5) are prepared for 1 line, out put data in order from LSB side in bi-phase type. Specify output pattern (the NRZ type) of header (clock-run in and framing code) (each line command) at addresses 00₁₆ to 04₁₆.

VBIRAM composite is shown in Table 2.15.7, VBI encode data composite is shown in Figure 2.15.20.

Table 2.15.7 VBIRAM composition

VBIRAM addresses (EA6 to EA0)	ED7	ED6	ED5	ED4	ED3	ED2	ED1	ED0	Remarks
00 ₁₆	VF07	VF06	VF05	VF04	VF03	VF02	VF01	VF00	Specify Clock-run in and Framing code pattern. 1-bit corresponds to 1T (Max.40 bits). Outputs before data in each line (each line common).
01 ₁₆	VF17	VF16	VF15	VF14	VF13	VF12	VF11	VF10	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
03 ₁₆	VF37	VF36	VF35	VF34	VF33	VF32	VF31	VF30	
04 ₁₆	VF47	VF46	VF45	VF44	VF43	VF42	VF41	VF40	
05 ₁₆	VR07	VR06	VR05	VR04	VR03	VR02	VR01	VF00	Specify output data of 6th line and 318th line. 1-bit corresponds to bi-phase 1-bit (4T).
06 ₁₆	VR17	VR16	VR15	VR14	VR13	VR12	VR11	VF10	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
08 ₁₆	VR37	VR36	VR35	VR34	VR33	VR32	VR31	VF30	
09 ₁₆	VR47	VR46	VR45	VR44	VR43	VR42	VR41	VF40	
0A ₁₆	VR07	VR06	VR05	VR04	VR03	VR02	VR01	VF00	Specify output data of 7th line and 319th line. 1-bit corresponds to bi-phase 1-bit (4T).
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
0E ₁₆	VR47	VR46	VR45	VR44	VR43	VR42	VR41	VF40	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
55 ₁₆	VR07	VR06	VR05	VR04	VR03	VR02	VR01	VF00	Specify output data of 22th line and 334th line. 1-bit corresponds to bi-phase 1-bit (4T).
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
59 ₁₆	VR47	VR46	VR45	VR44	VR43	VR42	VR41	VF40	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
5A ₁₆	VR07	VR06	VR05	VR04	VR03	VR02	VR01	VF00	Specify output data of 23th line and 335th line. 1-bit corresponds to bi-phase 1-bit (4T).
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
5E ₁₆	VR47	VR46	VR45	VR44	VR43	VR42	VR41	VF40	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	




Figure 2.15.22 VBIRAM encode data composition

For accessing to VBIRAM data, set accessing address (EA) (shown in Table 2.15.7) to VBIRAM address control register (address 0212₁₆). Then write data (ED) from VBIRAM data control register (address 0214₁₆). When end the data accessing, VBIRAM address control register increments address automatically. Then, next address data writing is possible.

VBIRAM access registers are shown in Figure 2.15.23 and VBIRAM access block diagram is shown in Figure 2.15.24.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.23 VBIRAM access registers




Figure 2.15.24 VBIRAM access block

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Setting of Clock-run in and Flaming code

Specify clock-run in and flaming code output pattern at VBIRAM addresses 00₁₆ to 04₁₆ (40 bits). Data 1-bit corresponds to 1T, every byte is output at LSB first.

When clock-run in and flaming code are less than 40 bits (40T), put "0" to the top (from the end, set "0" to unused bit). This pattern of every line is common, outputting before data of every line. Example of setting is shown in Figure 2.15.25.




Figure 2.15.25 Example of setting

(2) Data setting

Set 5 bytes data for 1 line. Setting data is output in bi-phase method. VBI data 1 bit is corresponds to output bi-phase 1 bit (4T). Data specifying is set to RAM which is corresponds to RAM corresponding to the line specifying composition at expansion register VBIL0 to VBIL17. When set to RAM of unspecific line, output is disable.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) EDO2 (VBI-BLNK) signal output specification

EDO2 signal (BLNK signal for VBI signal) output including former 1.8 μ s and outer 6.4 μ s of VBI encode data. Example of output timing is shown in Figure 2.15.26.




Figure 2.15.26 Example of output timing

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.8 Expansion Register

Control function of OSD function, Data slicer function and VBI encoder function. Expansion register composition is shown in Table 2.15.8.

Table 2.15.8 Expansion register composition

DA5 to DA0	DD15	DD14	DD13	DD12	DD11	DD10	DD9	DD8	DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0	Remarks
00 ₁₆	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0	STBY0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display position, Port setting
01 ₁₆	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display position, Port setting
02 ₁₆	HSZ15	HSZ14	HSZ13	HSZ12	HSZ11	HSZ10	HSZ9	HSZ8	HSZ7	HSZ6	HSZ5	HSZ4	HSZ3	HSZ2	HSZ1	HSZ0	Horizontal size setting
03 ₁₆	—	—	—	TEST2	TEST1	TEST0	BCOL	HSZ24	HSZ23	HSZ22	HSZ21	HSZ20	HSZ19	HSZ18	HSZ17	HSZ16	Horizontal size setting
04 ₁₆	VSZ15	VSZ14	VSZ13	VSZ12	VSZ11	VSZ10	VSZ9	VSZ8	VSZ7	VSZ6	VSZ5	VSZ4	VSZ3	VSZ2	VSZ1	VSZ0	Vertical size setting
05 ₁₆	—	—	—	—	BLINK2	BLINK1	BLINK0	VSZ24	VSZ23	VSZ22	VSZ21	VSZ20	VSZ19	VSZ18	VSZ17	VSZ16	Vertical size and blinking setting
06 ₁₆	DSP015	DSP014	DSP013	DSP012	DSP011	DSP010	DSP09	DSP08	DSP07	DSP06	DSP05	DSP04	DSP03	DSP02	DSP01	DSP00	Display mode setting
07 ₁₆	—	C05	C04	C03	C02	C01	C00	DSP024	DSP023	DSP022	DSP021	DSP020	DSP019	DSP018	DSP017	DSP016	Display mode setting
08 ₁₆	DSP115	DSP114	DSP113	DSP112	DSP111	DSP110	DSP19	DSP18	DSP17	DSP16	DSP15	DSP14	DSP13	DSP12	DSP11	DSP10	Display mode setting
09 ₁₆	—	—	—	—	—	—	—	DSP124	DSP123	DSP122	DSP121	DSP120	DSP119	DSP118	DSP117	DSP116	Display mode setting
0A ₁₆	—	—	—	GRYB	GRYG	GRYR	GRYON	SLIN4	SLIN3	SLIN2	SLIN1	SLIN0	SBIT3	SBIT2	SBIT1	SBIT0	Gray, scroll setting
0B ₁₆	—	PTD8	PTD7	SEND4	SEND3	SEND2	SEND1	SEND0	—	PTC8	PTC7	SST4	SST3	SST2	SST1	SST0	Scroll, port setting
0C ₁₆	SECAM	—	INO	TIMBAS	—	—	YON1	—	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	Display frequency setting
0D ₁₆	SEFLD	—	MIPAL	NXP	EQP	HIDE	LEVEL0	INTNON	PALH	—	—	—	DSPONV	DSPON	EX	—	Display control setting
0E ₁₆	—	—	—	YONO	ALL24	—	—	ADON	—	LBLACK	LINEB	LINEG	LINER	PHASE2	PHASE1	PHASE0	Color setting
0F ₁₆	—	—	—	—	—	—	—	—	—	—	SEL_PDCH	—	—	—	—	—	Slicer control setting
10 ₁₆	SELSLI	—	—	—	—	—	—	—	SLSLVL	SLL_VP2	SLL_VP1	SLL_VP0	—	—	VPS_SUB	—	Sync separator, slice setting
11 ₁₆	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
12 ₁₆	SEL_VPSH	—	—	—	—	—	—	—	—	—	SEK15	SEK14	SEK13	SEK12	SEK11	SEK10	Slice setting
13 ₁₆	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
14 ₁₆	—	—	—	—	—	—	—	—	INI	—	—	—	—	—	—	—	Display setting
15 ₁₆	—	—	—	—	—	—	—	—	—	PDC_VCO_ON	—	—	XTAL_VCO	—	—	—	Oscillation ON/OFF setting
16 ₁₆	RGBWH	—	—	—	—	PD2	PD1	—	PDC_HP10	PDC_HP9	PDC_HP8	PDC_HP7	PDC_HP6	PDC_HP5	PDC_HP4	PDC_HP3	PDC slice position setting
17 ₁₆	HGSL	HGSL5	—	—	—	—	—	—	VPS_HP10	VPS_HP9	VPS_HP8	VPS_HP7	VPS_HP6	VPS_HP5	VPS_HP4	VPS_HP3	VPS slice position setting
18 ₁₆	VBIL15	VBIL14	VBIL13	VBIL12	VBIL11	VBIL10	VBIL9	VBIL8	VBIL7	VBIL6	VBIL5	VBIL4	VBIL3	VBIL2	VBIL1	VBIL0	VBI encode setting
19 ₁₆	—	VBIL17	VBIL16	VPS_LINE4	VPS_LINE3	VPS_LINE2	VPS_LINE1	VPS_LINE0	ENCF2	ENCF1	VBIF2	VBIF1	VPSF2	VPSF1	PDCF2	PDCF1	Slice setting
1A ₁₆	VPS_FLCT7	VPS_FLCT6	VPS_FLCT5	VPS_FLCT4	VPS_FLCT3	VPS_FLCT2	VPS_FLCT1	VPS_FLCT0	PDC_FLCT7	PDC_FLCT6	PDC_FLCT5	PDC_FLCT4	PDC_FLCT3	PDC_FLCT2	PDC_FLCT1	PDC_FLCT0	PDC, VPS flaming setting
1B ₁₆	—	—	CHK_VPS5	—	—	—	—	—	—	—	CHK_PDC5	—	—	—	—	—	—
1C ₁₆	—	—	—	SELPEEK	—	—	—	—	—	—	—	—	—	—	—	—	—
1D ₁₆	—	—	—	—	DIV_VPS8	DIV_VPS7	DIV_VPS6	DIV_VPS5	DIV_VPS4	DIV_VPS3	DIV_VPS2	DIV_VPS1	DIV_VPS0	DIV_VPS22	DIV_VPS21	DIV_VPS20	PDC frequency setting
1E ₁₆	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VPS frequency setting
1F ₁₆	—	—	—	—	—	—	—	—	MACRON	—	—	—	—	—	—	—	Macro, field flag
20 ₁₆	—	—	—	—	—	MIN2	MIN1	MIN0	—	—	MAX5	MAX4	MAX3	MAX2	MAX1	MAX0	Slice setting
21 ₁₆	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
22 ₁₆	—	—	—	—	—	—	—	—	—	DBL_HEIGHT	—	—	—	—	—	—	—

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

For accessing to expansion register data, set accessing address (DA5 to DA0) (shown in Table 2.15.8) to expansion register address control register (address 0216₁₆). Then write data (DD15 to DD0) by expansion register data control register (address 0218₁₆). When end the data accessing, expansion register address control register increments address automatically. Then, next address data writing is possible.

Expansion register access registers are shown in Figure 2.15.27, expansion register access block diagram is shown in Figure 2.15.28, and expansion register bit compositions are shown in p172 to p197.




Figure 2.15.27 Expansion register access registers composition





Figure 2.15.28 Expansion register access block diagram


M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Expansion register construction

(1) Address 00₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W	
VP0	Vertical display start position selection bit	If VS is the vertical display start position, $VS = H \times \sum_{n=0}^7 2^n VP_n$ H: Cycle with the horizontal synchronizing pulse 	○	○	
VP1					
VP2					
VP3					
VP4					
VP5					
VP6					
VP7					
STBY0	Stand-by mode selection bit	0	Normal mode	○	○
		1	Stand-by mode		
PTC0	Port P110 output selection bit	0	P0 output	○	○
		1	EDO2 output		
PTC1	Port P111 output selection bit	0	P1 output	○	○
		1	EDO1 output		
PTC2	Port P112 output selection bit	0	P2 output	○	○
		1	CSYN output		
PTC3	Port P113 output selection bit	0	P3 output	○	○
		1	BLNK output		
PTC4	Port P114 output selection bit	0	P4 output	○	○
		1	B output		
PTC5	Port P115 output selection bit	0	P5 output	○	○
		1	G output		
PTC6	Port P116 output selection bit	0	P6 output	○	○
		1	R output		





VP7 to VP0 ≤ (00001110₂) are disable

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Address 0116 (= DA5 to 0)



Bit symbol	Bit name	Function	R	W	
HP0	Horizontal display start position selection bit	If HS is the vertical display start position, $HS = T1 \times \sum_{n=0}^8 2^n HP_n + 9$ T1 : Cycle with the display clock 			
HP1					
HP2					
HP3					
HP4					
HP5					
HP6					
HP7					
HP8					
PTD0	Port P110 data selection bit	0	When port output : fixed to L , when EDO2 output : specified negative polarity.		○
		1	When port output : fixed to H , when EDO2 output : specified positive polarity.		
PTD1	Port P111 data selection bit	0	When port output : fixed to L , when EDO1 output : specified negative polarity.		○
		1	When port output : fixed to H , when EDO1 output : specified positive polarity.		
PTD2	Port P112 data selection bit	0	When port output : fixed to L , when CSYN output : specified negative polarity.		○
		1	When port output : fixed to H , when CSYN output : specified positive polarity.		
PTD3	Port P113 data selection bit	0	When port output : fixed to L , when BLNK output : specified negative polarity.		○
		1	When port output : fixed to H , when BLNK output : specified positive polarity.		
PTD4	Port P114 data selection bit	0	When port output : fixed to L , when B output : specified negative polarity.		○
		1	When port output : fixed to H , when B output : specified positive polarity.		
PTD5	Port P115 data selection bit	0	When port output : fixed to L , when G output : specified negative polarity.		○
		1	When port output : fixed to H , when G output : specified positive polarity.		
PTD6	Port P116 data selection bit	0	When port output : fixed to L , when R output : specified negative polarity.		○
		1	When port output : fixed to H , when R output : specified positive polarity.		

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Address 0216 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W						
HSZ0	The 0th line horizontal character selection bit	Horizontal direction character size of the line n is set by HSZn (n = 0 to 24). Set at one time or two times in the each every line. <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <th>HSZn</th> <th>Horizontal direction character size</th> </tr> <tr> <td>0</td> <td>1T/dot (one time)</td> </tr> <tr> <td>1</td> <td>2T/dot (two times)</td> </tr> </table> T : Display clock	HSZn	Horizontal direction character size	0	1T/dot (one time)	1	2T/dot (two times)	○	○
HSZn	Horizontal direction character size									
0	1T/dot (one time)									
1	2T/dot (two times)									
HSZ1	The first line horizontal character selection bit		○	○						
HSZ2	The second line horizontal character selection bit		○	○						
HSZ3	The third line horizontal character selection bit		○	○						
HSZ4	The 4th line horizontal character selection bit		○	○						
HSZ5	The 5th line horizontal character selection bit		○	○						
HSZ6	The 6th line horizontal character selection bit		○	○						
HSZ7	The 7th line horizontal character selection bit		○	○						
HSZ8	The 8th line horizontal character selection bit		○	○						
HSZ9	The 9th line horizontal character selection bit		○	○						
HSZ10	The 10th line horizontal character selection bit		○	○						
HSZ11	The 11th line horizontal character selection bit		○	○						
HSZ12	The 12th line horizontal character selection bit	○	○							
HSZ13	The 13th line horizontal character selection bit	○	○							
HSZ14	The 14th line horizontal character selection bit	○	○							
HSZ15	The 15th line horizontal character selection bit	○	○							

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Address 0316 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W						
HSZ16	The 16th line horizontal character selection bit	Horizontal direction character size of the line n is set by HSZn (n = 0 to 24). Set at one time or two times in the each every line. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>HSZn</th> <th>Horizontal direction character size</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1T/dot (one time)</td> </tr> <tr> <td>1</td> <td>2T/dot (two times)</td> </tr> </tbody> </table> T : Display clock	HSZn	Horizontal direction character size	0	1T/dot (one time)	1	2T/dot (two times)	○	○
HSZn	Horizontal direction character size									
0	1T/dot (one time)									
1	2T/dot (two times)									
HSZ17	The 17th line horizontal character selection bit		○	○						
HSZ18	The 18th line horizontal character selection bit		○	○						
HSZ19	The 19th line horizontal character selection bit		○	○						
HSZ20	The 20th line horizontal character selection bit		○	○						
HSZ21	The 21th line horizontal character selection bit		○	○						
HSZ22	The 22th line horizontal character selection bit	○	○							
HSZ23	The 23th line horizontal character selection bit	○	○							
HSZ24	The 24th line horizontal character selection bit	○	○							
BCOL	All blanking selection bit	0	Blanking of DSP1n and DSP0n							
		1	All raster blanking							
TEST0	Test bit	Must always be set to "0".	○	○						
TEST1			○	○						
TEST2			○	○						
Reserved bit		Must always be set to "0".	×	○						

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Address 04₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W						
VSZ0	The 0th line vertical character size selection bit	Vertical direction character size of the line n is set by VSZn (n = 0 to 24) Set at one time or two times each every line.	○	○						
VSZ1	The first line vertical character size selection bit		○	○						
VSZ2	The second line vertical character size selection bit	<table border="1"> <tr> <td>VSZn</td> <td>Vertical direction character size</td> </tr> <tr> <td>0</td> <td>1H/dot (one time)</td> </tr> <tr> <td>1</td> <td>2H/dot (two times)</td> </tr> </table>	VSZn	Vertical direction character size	0	1H/dot (one time)	1	2H/dot (two times)	○	○
VSZn	Vertical direction character size									
0	1H/dot (one time)									
1	2H/dot (two times)									
VSZ3	The third line vertical character size selection bit	○	○							
VSZ4	The 4th line vertical character size selection bit	H : Horizontal synchronous pulse	○	○						
VSZ5	The 5th line vertical character size selection bit		○	○						
VSZ6	The 6th line vertical character size selection bit	○	○							
VSZ7	The 7th line vertical character size selection bit	○	○							
VSZ8	The 8th line vertical character size selection bit	○	○							
VSZ9	The 9th line vertical character size selection bit	○	○							
VSZ10	The 10th line vertical character size selection bit	○	○							
VSZ11	The 11th line vertical character size selection bit	○	○							
VSZ12	The 12th line vertical character size selection bit	○	○							
VSZ13	The 13th line vertical character size selection bit	○	○							
VSZ14	The 14th line vertical character size selection bit	○	○							
VSZ15	The 15th line vertical character size selection bit	○	○							

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(6) Address 0516 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W															
VSZ16	The 16th line vertical character size selection bit	Vertical direction character size of the line n is set by VSZn (n = 0 to 24) Set at one time or two times in the each every line. <table border="1"> <tr> <th>VSZn</th> <th>Vertical direction character size</th> </tr> <tr> <td>0</td> <td>1H/dot (one time)</td> </tr> <tr> <td>1</td> <td>2H/dot (two times)</td> </tr> </table> H : Horizontal synchronous pulse	VSZn	Vertical direction character size	0	1H/dot (one time)	1	2H/dot (two times)	○	○									
VSZn	Vertical direction character size																		
0	1H/dot (one time)																		
1	2H/dot (two times)																		
VSZ17	The 17th line vertical character size selection bit		○	○															
VSZ18	The 18th line vertical character size selection bit		○	○															
VSZ19	The 19th line vertical character size selection bit		○	○															
VSZ20	The 20th line vertical character size selection bit		○	○															
VSZ21	The 21th line vertical character size selection bit		○	○															
VSZ22	The 22th line vertical character size selection bit	○	○																
VSZ23	The 23th line vertical character size selection bit	○	○																
VSZ24	The 24th line vertical character size selection bit	○	○																
BLINK0	Blinking duty selection bit	<table border="1"> <tr> <th>BLINK1</th> <th>BLINK0</th> <th>DUTY</th> </tr> <tr> <td>0</td> <td>0</td> <td>Blinking off</td> </tr> <tr> <td>0</td> <td>1</td> <td>25%</td> </tr> <tr> <td>1</td> <td>1</td> <td>50%</td> </tr> <tr> <td>1</td> <td>0</td> <td>75%</td> </tr> </table>	BLINK1	BLINK0	DUTY	0	0	Blinking off	0	1	25%	1	1	50%	1	0	75%	○	○
BLINK1			BLINK0	DUTY															
0	0	Blinking off																	
0	1	25%																	
1	1	50%																	
1	0	75%																	
BLINK1	○	○																	
BLINK2	Blinking cycle selection bit	0 Cycle approximatery 1 second. 1 Cycle approximatery 0.5 second.	○	○															
Reserved bit		Must always be set to "0".	×	○															

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(7) Address 06₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W
DSP00	The 0th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of DSP0n (addresses 06 ₁₆ and 07 ₁₆) and DSP1n (addresses 08 ₁₆ and 09 ₁₆) (n = 0 to 24) 3 kinds of following setting are possible for the each every line.	○	○
DSP01	The first line display mode selection bit		○	○
DSP02	The second line display mode selection bit		○	○
DSP03	The third line display mode selection bit		○	○
DSP04	The 4th line display mode selection bit		○	○
DSP05	The 5th line display mode selection bit		○	○
DSP06	The 6th line display mode selection bit		○	○
DSP07	The 7th line display mode selection bit		○	○
DSP08	The 8th line display mode selection bit		○	○
DSP09	The 9th line display mode selection bit		○	○
DSP010	The 10th line display mode selection bit		○	○
DSP011	The 11th line display mode selection bit		○	○
DSP012	The 12th line display mode selection bit		○	○
DSP013	The 13th line display mode selection bit		○	○
DSP014	The 14th line display mode selection bit		○	○
DSP015	The 15th line display mode selection bit		○	○

DSP1n	DSP0n	Display mode
0	0	Character
0	1	Disable
1	0	Matrix-outline
1	1	Halftone

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(8) Address 07₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W															
DSP016	The 16th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of DSP0n (addresses 06 ₁₆ and 07 ₁₆) and DSP1n (addresses 08 ₁₆ and 09 ₁₆) (n = 0 to 24) 3 kinds of following setting are possible for the each every line.	○	○															
DSP017	The 17th line display mode selection bit		○	○															
DSP018	The 18th line display mode selection bit		○	○															
DSP019	The 19th line display mode selection bit		○	○															
DSP020	The 20th line display mode selection bit		○	○															
DSP021	The 21th line display mode selection bit		○	○															
DSP022	The 22th line display mode selection bit		○	○															
DSP023	The 23th line display mode selection bit		○	○															
DSP024	The 24th line display mode selection bit		○	○															
		<table border="1"> <thead> <tr> <th>DSP1n</th> <th>DSP0n</th> <th>Display mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Character</td> </tr> <tr> <td>0</td> <td>1</td> <td>Disable</td> </tr> <tr> <td>1</td> <td>0</td> <td>Matrix-outline</td> </tr> <tr> <td>1</td> <td>1</td> <td>Half-tone</td> </tr> </tbody> </table>	DSP1n	DSP0n	Display mode	0	0	Character	0	1	Disable	1	0	Matrix-outline	1	1	Half-tone		
DSP1n	DSP0n	Display mode																	
0	0	Character																	
0	1	Disable																	
1	0	Matrix-outline																	
1	1	Half-tone																	
CO0	VBI encode horizontal start position selection bit	VBI encode horizontal start position CO0 to CO5 (Each line are set to common)	○	○															
CO1			○	○															
CO2			○	○															
CO3			○	○															
CO4			○	○															
CO5			○	○															
Reserved bit		Must always be set to "0".	x	○															

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


(9) Address 08₁₆ (= DA5 to 0)



M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(10) Address 0916 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
DSP116	The 16th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of DSP0n (addresses 0616 and 0716) and DSP1n (addresses 0816 and 0916) (n = 0 to 24) 3 kinds of following setting are possible for the each every line.	○	○
DSP117	The 17th line display mode selection bit		○	○
DSP118	The 18th line display mode selection bit		○	○
DSP119	The 19th line display mode selection bit		○	○
DSP120	The 20th line display mode selection bit		○	○
DSP121	The 21th line display mode selection bit		○	○
DSP122	The 22th line display mode selection bit		○	○
DSP123	The 23th line display mode selection bit		○	○
DSP124	The 24th line display mode selection bit		○	○
Reserved bit			Must always be set to "0".	×

DSP1n	DSP0n	Display mode
0	0	Character
0	1	Disable
1	0	Matrix-outline
1	1	Half-tone

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(11) Address 0A₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W																																					
SBIT0 SBIT1 SBIT2 SBIT3	Scroll display start dot selection bit	If SA is display start dot of scroll block, $SA = \sum_{n=0}^3 2^n SBITn$ SBIT3 to SBIT0 \geq (1010 ₂) is disable	○	○																																					
SLIN0 SLIN1 SLIN2 SLIN3 SLIN4	Scroll display start dot selection bit	If SB is display start dot of scroll block, $SB = \sum_{n=0}^4 2^n SLINn$ SLIN4 to SLIN0 \geq (11001 ₂) is disable. Set the value which is satisfies with shown below : SST4 to SST0 \leq SLIN4 to SLIN0 < SEND4 to SEND0	○	○																																					
GRYON	Gray display selection bit	0	Normal display.		○	○																																			
		1	Gray display setting one color of eight colors. (Note 1)																																						
GRYR GRYG GRYB	Gray display color selection bit	<table border="1"> <thead> <tr> <th>GRYB</th> <th>GRYG</th> <th>GRYR</th> <th>Color</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Black</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Red</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Green</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Yellow</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Blue</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Magenta</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Cyan</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>White</td> </tr> </tbody> </table>		GRYB	GRYG	GRYR	Color	0	0	0	Black	0	0	1	Red	0	1	0	Green	0	1	1	Yellow	1	0	0	Blue	1	0	1	Magenta	1	1	0	Cyan	1	1	1	White	○	○
		GRYB	GRYG	GRYR	Color																																				
		0	0	0	Black																																				
		0	0	1	Red																																				
0	1	0	Green																																						
0	1	1	Yellow																																						
1	0	0	Blue																																						
1	0	1	Magenta																																						
1	1	0	Cyan																																						
1	1	1	White																																						
Reserved bit		Must always be set to "0".		x	○																																				

Note 1. Refer to register RGBWH (Address 16₁₆) about RGB output.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(12) Address 0B16 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
SST0 SST1 SST2 SST3 SST4	Scroll block start line selection bit	If SC is start line of scroll block, $SC = \sum_{n=0}^4 2^n SSTn$ SST4 to SST0 \geq (11000 ₂) is disable	○	○
			○	○
			○	○
			○	○
			○	○
PTC7	Port P7 output selection bit	0 P7 output	○	○
		1 GRAY output	○	○
PTC8	Port P8 output selection bit	0 P8 output	○	○
		1 SLICEON output	○	○
Reserved bit		Must always be set to "0".	x	○
SEND0 SEND1 SEND2 SEND3 SEND4	Scroll block last line selection bit	If SD is the fixation start line of the below the scroll block (last line of the scroll block + 1) $SD = \sum_{n=0}^4 2^n SENDn$ Set the value which will be (SEND4 to SEND0) \geq (SST4 to SST0) + 2 When scroll on, SEND4 to SEND0 \leq (00001 ₂) and SEND4 to SEND0 \geq (11010 ₂) are disable. When scroll off, SEND4 to SEND0 = (00000 ₂) is available.	○	○
			○	○
			○	○
			○	○
			○	○
PTD7	Port P7 data selection bit	0 When port output : fixed to "H" when GRAY output : specified negative polarity	○	○
		1 When port output : fixed to "L" when GRAY output : specified positive polarity	○	○
PTD8	Port P8 data selection bit	0 When port output : fixed to "H" when SLICEON output : specified negative polarity	○	○
		1 When port output : fixed to "L" when SLICEON output : specified positive polarity	○	○
Reserved bit		Must always be set to "0".	x	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(13) Address 0C₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W
PC0	Display frequency selection bit	Control display frequency f_r , $f_r = f_H \times \left(\sum_{n=0}^7 2^n PC_n + 512 \right)$ f_H : Horizontal synchronous signal frequency PC7 to PC0 ≤ (01111112) is disable. Set PC7 to PC0 = (111101012), normally.	○	○
PC1			○	○
PC2			○	○
PC3			○	○
PC4			○	○
PC5			○	○
PC6			○	○
PC7			○	○
Reserved bit		Must always be set to "0".	X	○
YON1	Color burst at internal synchronous selection bit (Note)	0	Color burst ON	
		1	Color burst OFF	
Reserved bit		Must always be set to "0".	X	○
TIMBAS	Time base selection bit	0	Time base ON	
		1	Time base OFF	
IN0	Internal synchronous selection bit	0	External synchronous setting	
		1	Internal synchronous setting	
Reserved bit		Must always be set to "0".	X	○
SECAM	Combination selection bit from SECAMIN pin	0	Do not superimpose the carrier from SECAMIN pin.	
		1	Superimpose the carrier from SECAMIN pin.	

Note1. When moto-tone display (YON0(address 0E₁₆)= "1") setting, must be set to "1".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(14) Address 0D₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function		R	W
EX	External/internal synchronous selection bit	0	External synchronization	○	○
		1	Internal synchronization	○	○
Reserved bit		Must always be set to "0".		X	○
DSPON	Digital display selection bit	0	Digital output display OFF.	○	○
		1	Digital output display ON.	○	○
DSPONV	Analog display selection bit	0	Composite video signal output display OFF.	○	○
		1	Composite video signal output display ON.	○	○
Reserved bit		Must always be set to "0".		X	○
PALH	Number of scanning line selection bit	PALH	INT/NON	Number of scanning line	○
INTNON		0	0	625H	
		0	1	626H	
		1	0	624H	
	1	1	628H		
LEVEL0	Video signal generation selection bit	0	Composite video signal generation circuit OFF.	○	○
		1	Composite video signal generation circuit ON.	○	○
HIDE	SYRAM expansion display selection bit	0	SYRAM writing over	○	○
		1	SYRAM writing over or character erasing	○	○
EQP	Equivalent pulse selection bit	0	Do not include equivalent pulse.	○	○
		1	Includes equivalent pulse.	○	○
NXP	Broadcast method selection bit	N/P	MPAL	Broadcasting method	○
		0	0	NTSC	
		0	1	M-PAL	
		1	0	PAL	
MPAL	1	1	Disable	○	
Reserved bit		Must always be set to "0".		X	○
SELFLD	Field at non interlace selection bit	0	The second field.	○	○
		1	The first field.	○	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


(15) Address 0E16 (= DA5 to 0)



Bit symbol	Bit name	Function	R	W																																				
PHASE0	Raster color selection bit	<table border="1"> <thead> <tr> <th>PHASE2</th> <th>PHASE1</th> <th>PHASE0</th> <th>Color</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>Black</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>Red</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>Green</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>Yellow</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>Blue</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>Magenta</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>Cyan</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>White</td></tr> </tbody> </table>	PHASE2	PHASE1	PHASE0	Color	0	0	0	Black	0	0	1	Red	0	1	0	Green	0	1	1	Yellow	1	0	0	Blue	1	0	1	Magenta	1	1	0	Cyan	1	1	1	White	○	○
		PHASE2	PHASE1	PHASE0	Color																																			
		0	0	0	Black																																			
0	0	1	Red																																					
0	1	0	Green																																					
0	1	1	Yellow																																					
1	0	0	Blue																																					
1	0	1	Magenta																																					
1	1	0	Cyan																																					
1	1	1	White																																					
Raster color setting when Register GRYON = 0 Refer to address 0A16 when color setting at GRYON = 1																																								
PHASE1	SYRAM color selection bit	<table border="1"> <thead> <tr> <th>LINEB</th> <th>LINEG</th> <th>LINER</th> <th>Color</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>Black</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>Red</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>Green</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>Yellow</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>Blue</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>Magenta</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>Cyan</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>White</td></tr> </tbody> </table>	LINEB	LINEG	LINER	Color	0	0	0	Black	0	0	1	Red	0	1	0	Green	0	1	1	Yellow	1	0	0	Blue	1	0	1	Magenta	1	1	0	Cyan	1	1	1	White	○	○
LINEB		LINEG	LINER	Color																																				
0	0	0	Black																																					
0	0	1	Red																																					
0	1	0	Green																																					
0	1	1	Yellow																																					
1	0	0	Blue																																					
1	0	1	Magenta																																					
1	1	0	Cyan																																					
1	1	1	White																																					
PHASE2	SYRAM color setting when Register GRYON = 0. Refer to address 0A16 when color setting at GRYON = 1.																																							
LBLACK	Video signal black level selection bit	<table border="1"> <tbody> <tr><td>0</td><td>1.6V</td></tr> <tr><td>1</td><td>1.8V</td></tr> </tbody> </table>	0	1.6V	1	1.8V	○	○																																
0	1.6V																																							
1	1.8V																																							
Reserved bit		Must always be set to "0".	X	○																																				
ALL24	Horizontal direction matrix outline range selection bit	0	OSD horizontal display range (40 characters)																																					
		1	All range of horizontal display period.																																					
YON0	Internal synchronous moto-tone display selection bit	0	Color display																																					
		1	Mono-ton display (Note 1)																																					
Reserved bit		Must always be set to "0".	X	○																																				

Note1. When moto-tone display(YON0="1") setting, must be set YON1(address 0C16)="1".

(16) Address 0F16 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○
SEL_PDCH	PDC clock selection bit	0	Generats PDC clock in based on external fH.	
		1	Generats PDC clock in based on FSCIN pin input signal.	
Reserved bit		Must always be set to "0".	X	○
ADON	Data slicer control bit	0	Data slicer OFF	
		1	Data slicer ON	
Reserved bit		Must always be set to "0".	X	○

Note1. When ADLAT0="1" setting, must be set ADLAT1(address 1416)="1".

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(17) Address 10₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○
VPS_SUB	Flaming code check selection bit for VPS data.	0 Later 8bits of flaming code 16bits	○	○
		1 Former 4bits and later 4bits of flaming code 16bits (Select 8bits which is set in VPS_FLC0 to 7)		
Reserved bit		Must always be set to "1".	X	○
Reserved bit		Must always be set to "0".	X	○
SLI_VP0	Slice start line selection bit (Field 1 and 2 are common) Stores data for 18 lines from the 6th line, normally. (SLI_VP2 to SLI_VP0 = "316" fixed)	If the slice start line is SLI_VS, <Field 1> $SLI_VS = \sum_{n=0}^2 2^n SLI_VPn + 3$ <Field 2> $SLI_VS = \sum_{n=0}^2 2^n SLI_VPn + 315$ Stores data for 18 lines from line which is set by this register to slice RAM.	○	○
SLI_VP1			○	○
SLI_VP2			○	○
SLSLVL	Slice level control bit	0 Auto level for data slice	○	○
		1 Fix level for data slice		
Reserved bit		Must always be set to "0".	X	○
SYNCSEP_ON0	Synchronous separation control bit	0 Sync-sep circuit OFF	○	○
		1 Sync-sep circuit ON		
Reserved bit		Must always be set to "0".	X	○
SELSLI	Slice signal input pin selection bit	0 CVIN1 pin	○	○
		1 CVIN2 pin		

(18) Address 11₁₆ (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○
Reserved bit		Must always be set to "1".	X	○
Reserved bit		Must always be set to "0".	X	○

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(19) Address 1216 (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
SEK10	Data slicer control bit 1	SEK11 SEK10 N	○	○
		0 0 5		
		0 1 4		
		1 0 3		
SEK11		1 1 2	○	○
		N times of the digital value after AD is done.		
SEK12	Data slicer control bit 2	SEK13 SEK12 N	○	○
		0 0 4		
		0 1 3		
		1 0 1		
SEK13		1 1 Not differentiate	○	○
		It is differentiated for digital value after the SEK10, 1 operation at digital value in the before N/8 period(clock run-in period).		
SEK14	Data slicer control bit 3	SEK15 SEK14 N	○	○
		0 0 4		
		0 1 3		
		1 0 1		
SEK15		1 1 Not differentiate	○	○
		It is differentiated for digital value after the SEK13, 2 operation at digital value in the after N/8 period(clock run-in period).		
Reserved bit		Must always be set to "0"	X	○
SEL_VPSH	VPS clock selection bit	0 Generates VPS clock in based on external fH.	○	○
		1 Generates VPS clock in based on FSCIN pin input signal.		

(20) Address 1316 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(21) Address 14₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
	Reserved bit	Must always be set to "0".	X	○
IN1	Internal synchronous selection bit	0 External synchronous setting	○	○
		1 Internal synchronous setting		
	Reserved bit	Must always be set to "0".	X	○

(22) Address 15₁₆ (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
CK_VCO	Display clock oscillation selection bit	0 Display clock OFF	○	○
		1 Display clock oscillation		
	Reserved bit	Must always be set to "0".	X	○
XTAL_VCO	Synchronous clock oscillation selection bit	0 Synchronizing clock OFF	○	○
		1 Synchronizing clock oscillation		
	Reserved bit	Must always be set to "0".	X	○
PDC_VCO_ON	PDC clock oscillation selection bit	0 PDC clock OFF	○	○
		1 PDC clock oscillation		
	Reserved bit	Must always be set to "0".	X	○
VPS_VCO_ON	VPS and VBI clock oscillation selection bit	0 VPS and VBI clock OFF	○	○
		1 VPS and VBI clock oscillation		
	Reserved bit	Must always be set to "0".	X	○
STBY1	Stand-by mode selection bit	0 Normal mode	○	○
		1 Stand-by mode.		
	Reserved bit	Must always be set to "0".	X	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(23) Address 16₁₆ (= DA5 to 0)





Bit symbol	Bit name	Function	R	W		
PDC_HP3	PDC slice check start position selection bit	If the PDC slice check start position is PDC_HS, $PDC_HS = T3 \times \sum_{n=3}^{10} 2^{(n-3)} PDC_HPn$ $T3 : PDC \text{ clock run-in cycle } \pm 2$ Set to flaming code check start position Set by the 144ns (1bit)	○	○		
PDC_HP4			○	○		
PDC_HP5			○	○		
PDC_HP6			○	○		
PDC_HP7			○	○		
PDC_HP8			○	○		
PDC_HP9			○	○		
PDC_HP10			○	○		
Reserved bit			Must always be set to "0".	×	○	
PD1			PDC, VPS, VBI clock phase control bit	Adjust clock phase for Data slicer. Normally, PD2 to PD1=(10) ₂ fixed.	○	○
PD2	○	○				
Nothing is assigned.			×	×		
Reserved bit		Must always be set to "0".	×	○		
RGBWH	RGB out put (gray display) selection bit	0	○	○		
		1			RGB output of gray display color is white.	

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(24) Address 17₁₆ (= DA5 to 0)




Bit symbol	Bit name	Function	R : W		
VPS_HP3	VPS and VBI slice check start position selection bit	If VPS and VBI slice check start position is VPS_HS, $VPS_HS = T2 \times \sum_{n=3}^{10} 2^{(n-3)} VPS_HPn$ T2 : VPS or VBI clock run-in cycle +2  Set to flaming code check start position Set by the 200ns (1bit)...VPS Set by the 800ns (1bit)...VBI	○ : ○		
VPS_HP4			○ : ○		
VPS_HP5			○ : ○		
VPS_HP6			○ : ○		
VPS_HP7			○ : ○		
VPS_HP8			○ : ○		
VPS_HP9			○ : ○		
VPS_HP10			○ : ○		
Reserved bit			Must always be set to "0".	x : ○	
Nothing is assigned.				x : x	
Reserved bit		Must always be set to "0".	x : ○		
CCD	CCD slicer selection bit	0 PDC, VPS, VBI	○ : ○		
		1 CCD			
Reserved bit		Must always be set to "0".	x : ○		
HGSLs	Data slicer control bit	0 PDC, VPS	○ : ○		
		1 VBI			
HGSL	Data slicer control bit	Must always be set to "1".	○ : ○		

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(25) Address 1816 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W						
VBIL0	6th line or 318th line VBI encode selection bit	Set the line which encodes by VBILn (n = 0 to 17). It can be set in the each every line <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>VBILn</td> <td>Encode of N line</td> </tr> <tr> <td>0</td> <td>Do not set</td> </tr> <tr> <td>1</td> <td>Set</td> </tr> </table> N : (n+6) or (n+318)	VBILn	Encode of N line	0	Do not set	1	Set	○	○
VBILn	Encode of N line									
0	Do not set									
1	Set									
VBIL1	7th line or 319th line VBI encode selection bit		○	○						
VBIL2	8th line or 320th line VBI encode selection bit		○	○						
VBIL3	9th line or 321th line VBI encode selection bit		○	○						
VBIL4	10th line or 322th line VBI encode selection bit		○	○						
VBIL5	11th line or 323th line VBI encode selection bit		○	○						
VBIL6	12th line or 324th line VBI encode selection bit		○	○						
VBIL7	13th line or 325th line VBI encode selection bit		○	○						
VBIL8	14th line or 326th line VBI encode selection bit		○	○						
VBIL9	15th line or 327th line VBI encode selection bit		○	○						
VBIL10	16th line or 328th line VBI encode selection bit		○	○						
VBIL11	17th line or 329th line VBI encode selection bit		○	○						
VBIL12	18th line or 330th line VBI encode selection bit		○	○						
VBIL13	19th line or 331th line VBI encode selection bit	○	○							
VBIL14	20th line or 332th line VBI encode selection bit	○	○							
VBIL15	21th line or 333th line VBI encode selection bit	○	○							

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(26) Address 1916 (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
PDCF1	PDC data slice selection bit (field1)	0 Do not slice field 1 PDC data	○	○
		1 Slice field 1 PDC data		
PDCF2	PDC data slice selection bit (field2)	0 Do not slice field 2 PDC data	○	○
		1 Slice field 2 PDC data		
VPSF1	VPS data slice selection bit (field1)	0 Do not slice field 1 VPS data	○	○
		1 Slice field 1 VPS data		
VPSF2	VPS data slice selection bit (field2)	0 Do not slice field 2 VPS data	○	○
		1 Slice field 2 VPS data		
VBIF1	VBI data slice selection bit (field1)	0 Do not slice field 1 VBI data	○	○
		1 Slice field 1 VBI data		
VBIF2	VBI data slice selection bit (field2)	0 Do not slice field 2 VBI data	○	○
		1 Slice field 2 VBI data		
ENCF1	VBI data encode selection bit (field1)	0 Do not slice field 1 VBI data	○	○
		1 Slice field 1 VBI data		
ENCF2	VBI data encode selection bit (field2)	0 Do not slice field 2 VBI data	○	○
		1 Slice field 2 VBI data		
VPSF_LINE0	VPS data slice line selection bit	When VPS data slice line is VPS_LINES, $VPS_LINES = \sum_{n=0}^4 2^n VPS_LINE_n + 7$ Fix to 16th line normally. (VPS_LINE4 to VPS LINE0 = "010012" fixed) Setting value from 000002 to 100002 (7th line to 23 line)	○	○
VPSF_LINE1			○	○
VPSF_LINE2			○	○
VPSF_LINE3			○	○
VPSF_LINE4			○	○
VBIL16	22th line or 334th line VBI encode selection bit	Set encode line by VBILn (n = 0 to 17) Refer to address 1816	○	○
VBIL17	23th line or 335th line VBI encode selection bit		○	○
Reserved bit		Must always be set to "0".	×	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(27) Addrres 1A₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W
PDC_FLC0	Flaming code selection bit at PDC slice	[PDC] PDC_FLC0 to PDC_FLC7 PDC_FLC0 to 7 = 11100100	○	○
PDC_FLC1			○	○
PDC_FLC2			○	○
PDC_FLC3			○	○
PDC_FLC4	Flaming code selection bit at VBI slice	[VBI] PDC_FLC4 to 7 VPS_FLC0 to 7 Set last 8bits	○	○
PDC_FLC5			○	○
PDC_FLC6			○	○
PDC_FLC7			○	○
VPS_FLC0	Flaming code selection bit at VPS and VBI slice	[VPS] When VPS_SUB (address ₁₂₁₆) = 0 VPS_FLC0 to VPS_FLC7 Set last 8bits VPS_FLC0 to 7 = 10011001	○	○
VPS_FLC1			○	○
VPS_FLC2			○	○
VPS_FLC3			○	○
VPS_FLC4		VPS_SUB = 1 VPS_FLC0 to 3 VPS_FLC4 to 7 (Set first 4bits) (Set last 4 bits) = 8bits VPS_FLC0 to 7 = 10001001	○	○
VPS_FLC5			○	○
VPS_FLC6			○	○
VPS_FLC7			○	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


(28) Address 1B₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
	Reserved bit	Must always be set to "0".	X	0
CHK_PDC5	Flaming code check selection bit	0 PDC_FLC5 valid	0	0
		1 PDC_FLC5 invalid (Note1)	0	0
	Reserved bit	Must always be set to "0".	X	0
CHK_VPS5	Flaming code check selection bit	0 VPS_FLC5 valid	0	0
		1 VPS_FLC5 invalid (Note1)	0	0
	Reserved bit	Must always be set to "0".	X	0

Note1. At VBI slice, must be set to "1".

(29) Address 1C₁₆ (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
DIV_PDCS0	PLL control bit for PDC	Control the slice clock frequency f _{PDC} for PDC. $f_{PDC} = f_H \times \left(\sum_{n=0}^8 2^n \text{DIV_VPS}_n + \sum_{m=0}^3 2^{m-3} \text{DIV_PDCS}_m \right)$	0	0
DIV_PDCS1			0	0
DIV_PDCS2			0	0
DIV_PDC0	PLL divided value selection bit for PDC	f _H : Horizontal synchronized signal frequency When SEL_PDCH (address 0F ₁₆) = "0", DIV_PDC8 to DIV_PDC0 = (110111011) ₂ DIV_PDC2 to DIV_PDC0 = (110) ₂ When SEL_PDCH = "1" DIV_PDC8 to DIV_PDC0 = (000010010) ₂ DIV_PDC2 to DIV_PDC0 = (101) ₂	0	0
DIV_PDC1			0	0
DIV_PDC2			0	0
DIV_PDC3			0	0
DIV_PDC4			0	0
DIV_PDC5			0	0
DIV_PDC6			0	0
DIV_PDC7			0	0
DIV_PDC8			0	0
SELPEEK	Peek point detect selection bit	0 Detect from A/D data 1 Detect from data of digital calculation after normally "1" setting.	0	0
			1	0
	Reserved bit	Must always be set to "0".	X	0

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(30) Address 1D₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W		
DIV_VPSS0	PLL control bit for VPS and VBI	Control the slice clock frequency f _{VPS} for VPS and VBI. $f_{PDC} = f_H \times \left(\sum_{n=0}^8 \text{DIV_VPSn} + \sum_{m=0}^2 2^{m-3} \text{DIV_VPSSm} \right)$	○	○		
DIV_VPSS1			○	○		
DIV_VPSS2			○	○		
DIV_VPS0	PLL divided value selection bit for VPS and VBI	f _H : Horizontal synchronized signal frequency When SEL_VPSH (address 12 ₁₆) = "0", DIV_VPS8 to DIV_VPS0 = (10011111) ₂ DIV_VPSS2 to DIV_VPSS0 = (110) ₂ When SEL_VPSH = "1", DIV_VPS8 to DIV_VPS0 = (00001111) ₂ DIV_VPSS2 to DIV_VPSS0 = (110) ₂	○	○		
DIV_VPS1			○	○		
DIV_VPS2			○	○		
DIV_VPS3			○	○		
DIV_VPS4			○	○		
DIV_VPS5			○	○		
DIV_VPS6			○	○		
DIV_VPS7			○	○		
DIV_VPS8			○	○		
Reserved bit			Must always be set to "0".	×	○	

(31) Address 1E₁₆ (= DA₅ to 0)



Bit symbol	Bit name	Function	R	W
Reserved bit		Writing is disable. Reading exclusive bit.	×	×

(32) Address 1F₁₆ (= DA₅ to 0)




Bit symbol	Bit name	Function	R	W
Reserved bit		Writing is disable. Reading exclusive bit.	×	×
FLD	Field flag	0	○	×
		1	○	×
Reserved bit		Writing is disable. Reading exclusive bit.	×	×
MACRON	Macro vision flag	0	○	×
		1	○	×
Reserved bit		Writing is disable. Reading exclusive bit.	×	×

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(33) Address 20₁₆ (= DA5 to 0)




Bit symbol	Bit name	Function	R	W
MAX0	Slice data sampling maximum value selection bit	Set slice data sampling maximum value after A/D conversion. $SAMAX = \sum_{n=0}^5 2^n \times MAXn$ (Note1)	○	○
MAX1				
MAX2				
MAX3				
MAX4				
MAX5				
Reserved bit		Must always be set to "0".	X	○
MIN0	Slice data sampling minimum value selection bit	Set slice data sampling minimum value after A/D conversion. $SAMIN = \sum_{n=0}^5 2^n \times MINn$ (Note1)	○	○
MIN1				
MIN2				
MIN3				
MIN4				
MIN5				
Reserved bit		Must always be set to "0".	X	○

Note1.




(34) Address 21₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○
DBL_HEIGHT	Double height display selection bit	0 Display next line, when vertical direction character size is two times. 1 Do not display next line, when vertical direction character size is two times.	○	○
Reserved bit		Must always be set to "0".	X	○

(35) Address 22₁₆ (= DA5 to 0)



Bit symbol	Bit name	Function	R	W
Reserved bit		Must always be set to "0".	X	○

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.9 Expansion Register Construction Composition




Figure 2.15.29 Switching of port output, R, G and B output

Table 2.15.9 Video signal level

Color name	Phase (rad)	Luminance level (V) (Note1)			Chroma level (mV) (Note1)			Chroma amplitude (Notes 1 and 2)		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
Sync-chip	—	0.90	1.00	1.10	—	—	—	—	—	—
Pedestal	—	1.50	1.60	1.70	—	—	—	—	—	—
Color burst	$\pm 4\pi/16$	1.50	1.60	1.70	480	600	720	—	1.00	—
Black	—	1.50	1.60	1.70	—	—	—	—	—	—
Red	$\pm 7\pi/16 \pm 2\pi/16$	1.70	1.80	1.90	1020	1200	1380	1.70	2.00	2.30
Green	$\mp 5\pi/16 \pm 2\pi/16$	1.95	2.05	2.15	930	1100	1270	1.55	1.83	2.11
Yellow	$\pm \pi/16 \pm 2\pi/16$	2.25	2.35	2.45	670	800	920	1.13	1.33	1.53
Blue	$\mp 15\pi/16 \pm 2\pi/16$	1.60	1.70	1.80	670	800	920	1.13	1.33	1.53
Magenta	$\mp 11\pi/16 \pm 2\pi/16$	1.80	1.90	2.00	930	1100	1270	1.55	1.83	2.11
Cyan	$\mp 9\pi/16 \pm 2\pi/16$	2.10	2.20	2.30	1020	1200	1380	1.70	2.00	2.30
Gray	—	2.10	2.20	2.30	—	—	—	—	—	—
White	—	2.40	2.50	2.60	—	—	—	—	—	—

Notes. 1 The luminance level and the chroma amplitude of this video signal are ruled only for PAL method.

2 The chroma amplitude is ruled as shown below,

[Each color's chroma ÷ Color burst's chroma]




Figure 2.15.30 Slice timing

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.10 Display Forms

(1) Blanking mode

Display forms are shown in Table 2.15.10, display forms at each display mode are shown in Figure 2.15.31.

Table 2.15.26 Display forms

Display mode	DSP1 xx (Addresses 08 ₁₆ and 09 ₁₆)	DSP0 xx (Addresses 06 ₁₆ and 07 ₁₆)	BLNK output
Character	0	0	Character size
Disable	0	1	—
Matrix-outline	1	0	All blanking
Halftone	1	1	Blanking OFF




Figure 2.15.31 Blanking mode display

For matrix and halftone, a character's number of dots in the horizontal direction increases to 14.

Figure 2.15.32 shows a display example for a case where adjacent characters have different background colors and for character code 7F₁₆.




Figure 2.15.32 Number of dots in the horizontal direction at matrix-outline or halftone

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Setting matrix outline

Matrix outline is set by using register ALL24 (address 0E16).Matrix outline can be set for each line by using the register DSP1xx (addresses 0816 and 0916) .

However, this setting is disabled if the register EX (address 0D16) is 0 (external sync). An example of setting example of all matrix-outline area is shown in Figure 2.15.33.




Figure 2.15.33 Setting example of all matrix-outline area

(3) Blinking mode

Blinking by BLINK bit of display RAM.

And, use registers BLINK0, 1, and 2 (address 0516) to set the duty ratio and period that determines the blinking time.

Blinking mode is shown in Table 2.15.11(SYRAM do not blink).

The register settings and the duty ratio and period are shown in tables 2.15.12 and 2.15.13.

Table 2.15.11 Blinking mode

Blinking mode	at blinking OFF
Blinking 	

Table 2.15.12 Setting of duty ratio

BLINK1 \ BLINK0	0	1
	0	Blink OFF
1	Duty 50%	Duty 75%

Table 2.15.13 Setting of cycle

BLINK2	Cycle
0	Approximately 1 second (Vertical sync divided into 1/64)
1	Approximately 0.5 second (Vertical sync divided into 1/32)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Scroll display mode

The scroll display mode is entered by setting registers SBIT0 to 3 (SA), SLIN0 to 4 (SB) (address 0A16), SST0 to 4 (SC), and SEND0 to 4 (SD) (address 0B16). (Scroll is turned off when SD = 0.)

The screen is scrolled in the range from the (SC)'th line to the (SD-1)'th line, and sections above and below this range are fixed. The beginning line and beginning dot of scroll are the (SA)'th dot on the (SB)'th line.

The screen can be scrolled up or down by successively incrementing or decrementing SA and SB.

Figure 2.15.34 shows examples of how the display is scrolled. The scroll range in these examples contains 20 lines (second to the 21th lines). However, the screen can display only 19 lines at a time, and the remaining one line is handled as a dummy line and not displayed.




Figure 2.15.34 Scrolling example

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.11 8/4 Humming Decoder

8/4 humming decoder operates only by written the data which 8/4 humming- decoded to 8/4 humming register (address 021A₁₆). 8/4 humming register consists of 16 bits, can decode two data at a time. Can obtain the decoded result by reading 8/4 humming register, and the decoded value and error information are output. Corrects and outputs the decoded value for single error, and outputs only error information for double error. Decoded result is shown in Figure 2.15.35 and humming 8/4 register composition is shown in Figure 2.15.36.




Figure 2.15.35 Decoded result




Figure 2.15.36 Humming 8/4 register composition

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.12 24/18Humming Decoder

24/18 humming decoder operates only by written the data which 24/18 humming-encoded to 24/18 humming register 0 (address 021C₁₆) and 1 (address 021E₁₆). Can obtain the decoded result by reading the same 24/18 humming register. Decoded result is shown in Figure 2.15.37 and humming 24/18 register composition is shown in Figure 2.15.38.




Figure 2.15.37 Decoded result




Figure 2.15.38 Humming 24/18 register composition

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Continuous error correction

When uses humming 8/4 (address 021A₁₆) at the same time as humming 24/18, can do the continuous error correction.

Continuous error correction sequence is shown in Figure 2.15.39.




Figure 2.15.39 Continuous error correction sequence

Then, because using a part of circuit of humming 8/4 about this operation, cannot use this operation at the same time.

When using the humming circuit, do the decoded result reading operation at once after the setting data of humming. And do not access other memories (Including the humming circuit) before reading of the decoded result.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.13 I/O Composition of pins for Expansion Memory

Figure 2.15.40 and figure 2.15.41 show pins for expansion memory.




Figure 2.15.40 Pins for expansion memory(1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.15.41 Pins for expansion memory(2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.16 Programmable I/O Ports

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figures 2.16.1 to 2.16.4 show the programmable I/O ports. Figure 2.16.5 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 2.16.6 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

(2) Port registers

Figure 2.16.7 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 2.16.8 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, the pull-up control register of P0 to P5 is invalid.

(4) Port control register

Figure 2.16.9 shows the port control register.

The bit 0 of port control register is used to read port P1 as follows:

0 : When port P1 is input port, port input level is read.

When port P1 is output port, the contents of port P1 register is read.

1 : The contents of port P1 register is read always.

This register is valid in the following:

- External bus width is 8 bits.
- Port P1 can be used as a port in multiplexed bus for the entire space.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.1 Programmable I/O ports (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.2 Programmable I/O ports (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.3 Programmable I/O ports (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.4 Programmable I/O ports (4)




Figure 2.16.5 I/O pins

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.6 Direction register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.7 Port register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.8 Pull-up control register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.16.9 Port control register

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.1 Example connection of unused pins.

Pin name	Connection
Ports P6 to P10 (excluding P85)	After setting for input mode, connect every pin to V _{SS} or V _{CC} via a resistor; or after setting for output mode, leave these pins open.
P45, P46/CS2, P47/CS3	Sets ports to input mode, sets bits CS2, CS3 to 0, and connects to V _{CC} via resistors (pull-up).
BHE, ALE, HLDA, XOUT(Note), BCLK	Open
HOLD, RDY, NMI	Connect via resistor to V _{CC} (pull-up)
AV _{CC}	Connect to V _{CC}
AV _{SS} , V _{REF}	Connect to V _{SS}
CNV _{SS}	Connect via resistor to V _{CC} (pull-up)

Note: With external clock input to XIN pin.




Figure 2.16.10 Example connection of unused pins

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

3. Usage Precaution

Timer A (timer mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF₁₆". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF₁₆" by underflow or "0000₁₆" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.
- (3) In the case of using "Event counter mode" as "Free-Run type" for timer A, the timer register contents may be unknown when counting begins. If the timer register is set before counting has started, then the starting value will be unknown.
This issue will occur only for the "Event counter mode" operating as "Free-Run type". The value of the timer register will not be unknown during counting.

Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TAIOUT pin outputs "L" level.
 - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.
- (2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAIOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAIOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not become "1".

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timer B (timer mode, event counter mode)

- (1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF₁₆". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 μs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode
Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1
Use the undivided main clock as the internal CPU clock.

Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, $\overline{\text{RESET}}$ pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1".

Interrupts

- (1) Reading address 00000₁₆
 - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 00000₁₆ will then be set to "0".
Reading address 00000₁₆ by software sets enabled highest priority interrupt source request bit to "0".
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 00000₁₆ by software.
- (2) Setting the stack pointer
 - The value of the stack pointer immediately after reset is initialized to 0000₁₆. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
When using the $\overline{\text{NMI}}$ interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the $\overline{\text{NMI}}$ interrupt is prohibited.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) The $\overline{\text{NMI}}$ interrupt

- As for the $\overline{\text{NMI}}$ interrupt pin, an interrupt cannot be disabled. Connect it to the VCC pin via a resistor (pull-up) if unused. Be sure to work on it.
- Do not get either into stop mode with the $\overline{\text{NMI}}$ pin set to “L”.

(4) External interrupt

- When the polarity of the INT0 to $\overline{\text{INT5}}$ pins is changed, the interrupt request bit is sometimes set to “1”. After changing the polarity, set the interrupt request bit to “0”.

(5) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

```
INT_SWITCH1:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  NOP                    ; Four NOP instructions are required when using HOLD function.
  NOP
  FSET  I           ; Enable interrupts.
```

Example 2:

```
INT_SWITCH2:
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  MOV.W MEM, R0     ; Dummy read.
  FSET  I           ; Enable interrupts.
```

Example 3:

```
INT_SWITCH3:
  PUSHC FLG         ; Push Flag register onto stack
  FCLR  I           ; Disable interrupts.
  AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
  POPC  FLG         ; Enable interrupts.
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Other Notes

(1) Timing of power supplying

The power need to supply to VCC, VDD1, VDD2, VDD3 and AVCC at a time. While operating, must set same voltage.

(2) Power supply noise and latch-up

In order to avoid power supply noise and latch-up, connect a bypass capacitor (more than 0.1 μ F) directly between the VCC pin and VSS pin, VDD1 pin and VSS1 pin, VDD2 pin and VSS2 pin, VDD3 pin and VSS3 pin, AVCC pin and AVSS pin using a heavy wire.

(3) After the reset

After the reset, until the oscillator circuit stabilizes, data is sometimes not set correctly in the display RAM, font RAM, SYRAM and VBIRAM. Therefore, use the following start-up procedure.

- (a) Reset release.
- (b) Set expansion register CK_VCO, XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "H". (oscillation start)
- (c) Set expansion register SYNCSEP_ON0 = "H".
- (d) Set expansion register NXP = "H".
- (e) Set expansion register PCn, DIV_PDCn, DIV_PDCSn, DIV_VPSn, DIV_VPSSn.
- (f) Disable data input for a 20 m sec (time enough to allow the internal oscillator circuit to stabilize).
- (g) Set other expansion registers.
- (h) Set the SYRAM.
- (i) Set the display RAM.
- (j) Set expansion register DSPON and DSPONV to display ON.
- (k) Possible to access slice RAM.

(4) When resuming internal oscillation from the off state

The each internal oscillator circuit of expansion function stops oscillating when expansion register CK_VCO, XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

When resuming internal oscillation from the off state, up until the oscillator circuit stabilizes, data is sometimes not set correctly in the display RAM, font RAM, SYRAM and VBIRAM. Therefore, start oscillation as follows.

- (a) Set expansion register CK_VCO = "H".
- (b) Set expansion register XTAL_VCO = "H".
- (c) Set expansion register PDC_VCO_ON = "H", VPS_VCO_ON = "H".
(Necessity none when data slicer is not used)
- (d) Wait for a 20 m sec. (time enough to allow the internal oscillator circuit to stabilize)
- (e) Access the other memories.

Especially, set expansion register XTAL_VCO = "H" when access to display RAM, font RAM, SYRAM, VBIRAM and slice RAM. And input 4.43 MHz sub carrier frequency clock from the FSCIN pin.

Access the memory after waiting for 20ms certainly when resuming synchronous oscillation from the off state, and begin to input clock into the FSCIN pin.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Other notes on oscillation

Make note of the fact that the internal oscillator circuit cannot stabilize in the below situations.

- (a) When the external composite video signal is discontinuous. (when changing channels, etc.)
- (b) When expansion register PCn setting is changed.
- (c) When expansion register SYNCSEP_ON0 setting is changed.

Before changing settings, turn expansion registers DSPON and DSPONV off. Also, disable data input for 20 m sec after making settings.

(6) When no external composite video signal is input

Without a signal, characters cannot be displayed by external synchronization. Therefore, switch to internal synchronization.

(7) When signal level of the external composite video signal is extremely poor

With a weak electric field, character display is uncontrollable by external synchronization. Therefore, switch to internal synchronization.

(8) When oscillation circuit stop for data slicer

Expansion register PDC_VCO_ON,VPS_VCO_ON is set at "L", when the data slicer is not used, and the oscillation is stopped. When starting oscillation again, set data at the following order.

- (a) Set expansion register PDC_VCO_ON,VPS_VCO_ON = "L".
- (b) Set expansion register PDC_VCO_ON,VPS_VCO_ON = "H".
- (c) 60 ms or more is a waiting state (stability period of internal oscillation circuit + data slice preparation).

To operate slice RAM , set expansion register XTAL_VCO = "H". And input 4.43 MHz sub carrier frequency clock from the FSCIN pin.

Access the memories after waiting for 20 ms certainly when resuming synchronous oscillation from the off state , and begin to input clock into the FSCIN pin.

(9) When the data slicer is used without displaying OSD

If expansion register DSPON is set in "L", the OSD display is turned off.

Expansion register CK_VCO must be set "H" in that case

(10) At stop mode (clock is stopped)

Set each input pins to as follows.

- (a) Set VERT pin = VSS.
- (b) Stop the FSCIN pin input.
- (c) Set expansion register STBY0 and STBY1 = "H".

Set all expansion registers to "L" except for the superscription register.

(11) When operation start from stop mode (clock is stopped)

Input FSCIN pin clock after set "L" to register STBY0 and STBY1.

At next, set expansion register as notes (4).

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

4. Electrical characteristic

Table 4.1 Absolute maximum ratings

Symbol	Parameter		Condition	Rated value	Unit
V _{cc}	Supply voltage		V _{cc} =AV _{cc}	-0.3 to 5.75	V
AV _{cc}	Analog supply voltage		V _{cc} =AV _{cc}	-0.3 to 5.75	V
V _i	Input voltage	RESET, CNV _{ss} , BYTE, P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₂ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , P10 ₀ to P10 ₇ , VREF, XIN, HOR, VERT		-0.3 to V _{cc} +0.3	V
		P7 ₀ , P7 ₁		-0.3 to 5.75	V
V _o	Output voltage	P0 ₀ to P0 ₇ , P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₂ to P7 ₇ , P8 ₀ to P8 ₄ , P8 ₆ , P8 ₇ , P9 ₀ to P9 ₇ , P10 ₀ to P10 ₇ , XOUT, P11 ₀ to P11 ₈		-0.3 to V _{cc} +0.3	V
		P7 ₀ , P7 ₁		-0.3 to 5.75	V
P _d	Power dissipation		T _a =25 °C	1000	mW
T _{opr}	Operating ambient temperature			-20 to 70	°C
T _{stg}	Storage temperature			-40 to 125	°C

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Tabl 4.2 Recommended operating conditions (referenced to Vcc = 4.75V to 5.25V at Ta = – 20 to 70°C unless otherwise specified)

Symbol	Parameter		Standard			Unit
			Min	Typ.	Max.	
Vcc	Supply voltage		4.75	5.0	5.25	V
AVcc	Analog supply voltage			Vcc		V
Vss	Supply voltage			0		V
AVss	Analog supply voltage			0		V
VIH	HIGH input voltage	P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, HOR, VERT	0.8Vcc		Vcc	V
		P00 to P07, P10 to P17, P20 to P27, P30	0.5Vcc		Vcc	V
VIL	LOW input voltage	P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, HOR, VERT	0		0.2Vcc	V
		P00 to P07, P10 to P17, P20 to P27, P30	0		0.16Vcc	V
VCVIN	Composite video input voltage	CVIN1, CVIN2		2V P-P		V
VFSCIN	Input voltage	FSCIN(Note 1)	0.3V P-P		4.0V P-P	V
IOH (peak)	HIGH peak output current (Note 2.3)	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118			-10.0	mA
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118			-5.0	mA
IOL (peak)	LOW peak output current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118			10.0	mA
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118			5.0	mA
f (XIN)	Main clock input oscillation frequency	No wait	Vcc=4.75V to 5.25V	0	10	MHz
		with wait				
f (XCIN)	Subclock oscillation frequency			32.768	50	kHz
f (FSCIN)	Oscillation frequency for synchronous signal(Duty 40% to 60%)			4.434		MHz

Note 1: Noise component is within 30mV.

Note 2: The mean output current is the mean value within 100ms.

Note 3: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80mA max.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 4.3 Electrical characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

Symbol	Parameter		Measuring condition	Standard			Unit
				Min	Typ.	Max.	
VOH	HIGH output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118		IOH=-5mA	3.0			V
VOH	HIGH output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118		IOH=-200µA	4.7			V
VOH	HIGH output voltage LP1 to LP4		VCC=4.75V, IOH=-0.5mA	3.75			V
VOH	HIGH output voltage	XOUT	HIGHPOWER	IOH=-1mA	3.0		V
			LOWPOWER	IOH=-0.5mA	3.0		
	HIGH output voltage	XCOUT	HIGHPOWER	With no load applied		3.0	V
			LOWPOWER	With no load applied		1.6	
VOL	LOW output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118		IOl=5mA			2.0	V
VOL	LOW output voltage P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P118		IOl=200µA			0.45	V
VOL	LOW output voltage LP1 to LP4		VCC=4.75V, IOH=-0.5mA			0.4	V
VOL	LOW output voltage	XOUT	HIGHPOWER	IOl=1mA		2.0	V
			LOWPOWER	IOl=0.5mA		2.0	
	LOW output voltage	XCOUT	HIGHPOWER	With no load applied		0	V
			LOWPOWER	With no load applied		0	
VT+-VT-	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB2IN, INT0 to INT5, ADTRG, CTS1, CLK1, NMI TA2OUT to TA4OUT, KI0 to KI3		0.2		0.8	V
VT+-VT-	Hysteresis	CTS0, CLK0		0.2		1.4	V
VT+-VT-	Hysteresis	RESET		0.2		1.8	V
IiH	HIGH input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, HOR, VERT	VI=5V			5.0	µA
IiL	LOW input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, HOR, VERT	VI=0V			-5.0	µA
RPULLUP	Pull-up resistance	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	VI=0V	30.0	50.0	167.0	kΩ
VsyncIN	Sync voltage amplitude			0.3	0.6	1.2	V
Vdat(text)	Teletext data voltage amplitude			0.6	0.9	1.4	V
Δf/f	Range for display oscillator circuit			±7			%
fH	Horizontal synchronous signal frequency			14.6	15.625	17.0	kHz

M306H1SFPSINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER**Table 4.4 Electrical characteristics (referenced to $V_{CC} = 5V$, $V_{SS} = 0V$ at $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$ unless otherwise specified)**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min	Typ.	Max.	
R_{fXIN}	Feedback resistance X_{IN}			1.0		$M\Omega$
R_{fXCIN}	Feedback resistance X_{CIN}			6.0		$M\Omega$
V_{RAM}	RAM retention voltage	When clock is stopped	2.0			V
I_{cc}	Power supply current	When OSD operate, $f(X_{IN})=10MHz$		150	180	mA
		When clock is stopped			3	mA

Table 4.5 Video signal input conditions ($V_{CC} = 5.0V$, $T_a = -20$ to $70^\circ C$)

Symbol	Parameter	Measuring condition	Standard			Unit
			Min	Typ.	Max.	
V_{IN-cu}	Composite video signal input clamp voltage	Sync-chip voltage		1.0		V

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 4.6 A-D conversion characteristics (referenced to $V_{CC} = AV_{CC} = V_{REF} = 5V$, $V_{SS} = AV_{SS} = 0V$ at $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$ unless otherwise specified)

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
-	Resolution		$V_{REF} = V_{CC}$			8	Bits
-	Absolute accuracy	Sample & hold function not available	$V_{REF} = V_{CC} = 5V$			± 3	LSB
		Sample & hold function available(8bit)	$V_{REF} = V_{CC} = 5V$			± 2	LSB
RLADDER	Ladder resistance		$V_{REF} = V_{CC}$	10		40	$k\Omega$
tCONV	Conversion time(8bit)			2.8			μs
tSAMP	Sampling time			0.3			μs
VREF	Reference voltage			2		V_{CC}	V
VIA	Analog input voltage			0		V_{REF}	V

Table 4.7 D-A conversion characteristics (referenced to $V_{CC} = 5V$, $V_{SS} = AV_{SS} = 0V$, $V_{REF} = 5V$ at $T_a = 25^\circ C$, $f(X_{IN}) = 10MHz$ unless otherwise specified)

Symbol	Parameter		Measuring condition	Standard			Unit
				Min.	Typ.	Max.	
-	Resolution					8	Bits
-	Absolute accuracy					1.0	%
t _{SU}	Setup time					3	μs
R _O	Output resistance			4	10	20	$k\Omega$
I _{VREF}	Reference power supply input current		(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".

The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 4.8 External clock input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

Table 4.9 RDY, HOLD, HLDA input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note: Calculated according to the BCLK frequency as follows:

$$t_{ac1}(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

$$t_{ac2}(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

$$t_{ac3}(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timing requirements (referenced to $V_{CC} = 5V$, $V_{SS} = 0V$ at $T_a = 25^{\circ}C$ unless otherwise specified)

Table 4.10 Timer A input (counter input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	100		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	40		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	40		ns

Table 4.11 Timer A input (gating input in timer mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	400		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	200		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	200		ns

Table 4.12 Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIn input cycle time	200		ns
$t_{w(TAH)}$	TAiIn input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	100		ns

Table 4.13 Timer A input (external trigger input in pulse width modulation mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIn input HIGH pulse width	100		ns
$t_{w(TAL)}$	TAiIn input LOW pulse width	100		ns

Table 4.14 Timer A input (up/down input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT input cycle time	2000		ns
$t_{w(UPH)}$	TAiOUT input HIGH pulse width	1000		ns
$t_{w(UPL)}$	TAiOUT input LOW pulse width	1000		ns
$t_{su(UP-TIN)}$	TAiOUT input setup time	400		ns
$t_{h(TIN-UP)}$	TAiOUT input hold time	400		ns

M306H1SFPSINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER**Timing requirements (referenced to $V_{CC} = 5V$, $V_{SS} = 0V$ at $T_a = 25^\circ C$ unless otherwise specified)****Table 4.15 Timer B input (counter input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiN input cycle time (counted on one edge)	100		ns
$t_{w(TBH)}$	TBiN input HIGH pulse width (counted on one edge)	40		ns
$t_{w(TBL)}$	TBiN input LOW pulse width (counted on one edge)	40		ns
$t_{c(TB)}$	TBiN input cycle time (counted on both edges)	200		ns
$t_{w(TBH)}$	TBiN input HIGH pulse width (counted on both edges)	80		ns
$t_{w(TBL)}$	TBiN input LOW pulse width (counted on both edges)	80		ns

Table 4.16 Timer B input (pulse period measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiN input cycle time	400		ns
$t_{w(TBH)}$	TBiN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiN input LOW pulse width	200		ns

Table 4.17 Timer B input (pulse width measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiN input cycle time	400		ns
$t_{w(TBH)}$	TBiN input HIGH pulse width	200		ns
$t_{w(TBL)}$	TBiN input LOW pulse width	200		ns

Table 4.18 A-D trigger input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(AD)}$	ADTRG input cycle time (trigger able minimum)	1000		ns
$t_{w(ADL)}$	ADTRG input LOW pulse width	125		ns

Table 4.19 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200		ns
$t_{w(CKH)}$	CLKi input HIGH pulse width	100		ns
$t_{w(CKL)}$	CLKi input LOW pulse width	100		ns
$t_{d(C-Q)}$	TxDi output delay time		80	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	30		ns
$t_{h(C-D)}$	RxDi input hold time	90		ns

Table 4.20 External interrupt \overline{INT}_i inputs

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	\overline{INT}_i input HIGH pulse width	250		ns
$t_{w(INL)}$	\overline{INT}_i input LOW pulse width	250		ns

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (referenced to V_{CC} = 5V, V_{SS} = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)

Table 4.21 No wait


Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t _d (BCLK-AD)	Address output delay time	Figure 4.1		25	ns
t _h (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t _h (RD-AD)	Address output hold time (RD standard)		0		ns
t _h (WR-AD)	Address output hold time (WR standard)		0		ns
t _d (BCLK-CS)	Chip select output delay time			25	ns
t _h (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t _d (BCLK-ALE)	ALE signal output delay time			25	ns
t _h (BCLK-ALE)	ALE signal output hold time		-4		ns
t _d (BCLK-RD)	RD signal output delay time			25	ns
t _h (BCLK-RD)	RD signal output hold time		0		ns
t _d (BCLK-WR)	WR signal output delay time			25	ns
t _h (BCLK-WR)	WR signal output hold time		0		ns
t _d (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t _h (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t _d (DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t _h (WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$t_d(\text{DB} - \text{WR}) = \frac{10^9}{f(\text{BCLK}) \times 2} - 40 \quad [\text{ns}]$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
 Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
 Hold time of data bus is expressed in
 $t = -CR \times \ln(1 - V_{OL} / V_{CC})$
 by a circuit of the right figure.
 For example, when $V_{OL} = 0.2V_{CC}$, $C = 30\text{pF}$, $R = 1\text{k}\Omega$, hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) = 6.7\text{ns}.$$



M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (refer to V_{cc} = 5V, V_{ss} = 0V at Ta = 25°C, CM15 = “1” unless otherwise specified)

Table 4.22 With wait, accessing external memory


Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t _d (BCLK-AD)	Address output delay time	Figure 4.1		25	ns
t _h (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t _h (RD-AD)	Address output hold time (RD standard)		0		ns
t _h (WR-AD)	Address output hold time (WR standard)		0		ns
t _d (BCLK-CS)	Chip select output delay time			25	ns
t _h (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t _d (BCLK-ALE)	ALE signal output delay time			25	ns
t _h (BCLK-ALE)	ALE signal output hold time		- 4		ns
t _d (BCLK-RD)	RD signal output delay time			25	ns
t _h (BCLK-RD)	RD signal output hold time		0		ns
t _d (BCLK-WR)	WR signal output delay time			25	ns
t _h (BCLK-WR)	WR signal output hold time		0		ns
t _d (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t _h (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t _d (DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t _h (WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$t_d(\text{DB} - \text{WR}) = \frac{10^9}{f(\text{BCLK})} - 40 \quad [\text{ns}]$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
 $t = -CR \times \ln(1 - V_{OL} / V_{CC})$
by a circuit of the right figure.
For example, when $V_{OL} = 0.2V_{CC}$, $C = 30\text{pF}$, $R = 1\text{k}\Omega$, hold time of output “L” level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) = 6.7\text{ns}.$$



M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (referenced to V_{CC} = 5V, V_{SS} = 0V at Ta = 25°C, CM15 = “1” unless otherwise specified)

Table 4.23 With wait, accessing external memory, multiplex bus area selected

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t _d (BCLK-AD)	Address output delay time	Figure 4.1		25	ns
t _h (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t _h (RD-AD)	Address output hold time (RD standard)		(Note)		ns
t _h (WR-AD)	Address output hold time (WR standard)		(Note)		ns
t _d (BCLK-CS)	Chip select output delay time			25	ns
t _h (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t _h (RD-CS)	Chip select output hold time (RD standard)		(Note)		ns
t _h (WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
t _d (BCLK-RD)	RD signal output delay time			25	ns
t _h (BCLK-RD)	RD signal output hold time		0		ns
t _d (BCLK-WR)	WR signal output delay time			25	ns
t _h (BCLK-WR)	WR signal output hold time		0		ns
t _d (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t _h (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t _d (DB-WR)	Data output delay time (WR standard)		(Note)		ns
t _h (WR-DB)	Data output hold time (WR standard)		(Note)		ns
t _d (BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
t _h (BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
t _d (AD-ALE)	ALE signal output delay time (Address standard)		(Note)		ns
t _h (ALE-AD)	ALE signal output hold time (Address standard)		50		ns
t _d (AD-RD)	Post-address RD signal output delay time	0		ns	
t _d (AD-WR)	Post-address WR signal output delay time	0		ns	
t _d (RD-AD)	Address output floating start time		8	ns	

Note: Calculated according to the BCLK frequency as follows:

$$t_h(RD - AD) = \frac{10^9}{f(BCLK) \times 2} \quad [ns]$$

$$t_h(WR - AD) = \frac{10^9}{f(BCLK) \times 2} \quad [ns]$$

$$t_h(RD - CS) = \frac{10^9}{f(BCLK) \times 2} \quad [ns]$$

$$t_h(WR - CS) = \frac{10^9}{f(BCLK) \times 2} \quad [ns]$$

$$t_d(DB - WR) = \frac{10^9 \times 3}{f(BCLK) \times 2} - 40 \quad [ns]$$

$$t_h(WR - DB) = \frac{10^9}{f(BCLK) \times 2} \quad [ns]$$

$$t_d(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 25 \quad [ns]$$

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 4.1 Port P0 to P11 measurement circuit

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 4.2 Timing diagram (1)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 4.3 Timing diagram (2)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 4.4 Timing diagram (3)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER





Figure 4.5 Timing diagram (4)

M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

When Accessing External Memory Area With Wait, And Select Multiplexed bus

Read timing



Write timing



Measuring conditions :


- $V_{CC}=5V$
- Input timing voltage : Determined with $V_{IL}=0.8V$, $V_{IH}=2.5V$
- Output timing voltage : Determined with $V_{OL}=0.8V$, $V_{OH}=2.0V$

Figure 4.6 Timing diagram (5)

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

5. Marking Figure



M306H1SFP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

6. Package Outline

144P6Q-A

Plastic 144pin 20X20mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP144-P-2020-0.50	-	1.23	Cu Alloy



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0.05	0.125	0.2
A2	-	1.4	-
b	0.17	0.22	0.27
c	0.105	0.125	0.175
D	19.9	20.0	20.1
E	19.9	20.0	20.1
e	-	0.5	-
Hd	21.8	22.0	22.2
HE	21.8	22.0	22.2
L	0.35	0.5	0.65
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	8°
b2	-	0.225	-
l2	0.95	-	-
Md	-	20.4	-
ME	-	20.4	-

M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION HISTORY

M306H1SFP (Rev.1.1) DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	PDF First Edition	0006
1.1	<ul style="list-style-type: none">• Expansion register construction corrected (28) Address 1B₁₆ (= DA5 to 0) (page 195) (29) Address 1C₁₆ (= DA5 to 0) (page 195) (34) Address 21₁₆ (= DA5 to 0) (page 197) (35) Address 22₁₆ (= DA5 to 0) (page 197)• The change of the page layout Usage precaution (page 219 and 220)	0010